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Abstract:  
Over the last decade, gallium nitride (GaN) has emerged as an excellent material for the fabrication 
of power devices. Among the semiconductors for which power devices are already available in the 
market, GaN has the widest energy gap, the largest critical field, the highest saturation velocity, 
thus representing an excellent material for the fabrication of high speed/high voltage components.  
The presence of spontaneous and piezoelectric polarization allows to create a 2-dimensional 
electron gas, with high mobility and large channel density, in absence of any doping, thanks to the 
use of AlGaN/GaN heterostructures. This contributes to minimize resistive losses; at the same 





























































































and switching charges. Device scaling and monolithic integration enable high frequency operation, 
with consequent advantages in terms of miniaturization. 
For high power/high voltage operation, vertical device architectures are being proposed and 
investigated, and 3-dimensional structures – fin-shaped, trench-structured, nanowire-based – are 
demonstrating a great potential. Contrary to Si, GaN is a relatively young material: trapping and 
degradation processes must be understood and described in detail, with the aim of optimizing 
device stability and reliability. 
This tutorial paper describes the physics, technology and reliability of GaN-based power devices: 
in the first part of the article, starting from a discussion of the main properties of the material, the 
characteristics of lateral and vertical GaN transistors are discussed in detail, to provide guidance 
in this complex and interesting field. The second part of the paper focuses on trapping and 
reliability aspects: the physical origin of traps in GaN, and the main degradation mechanisms are 
discussed in detail. The wide set of referenced papers and the insight on the most relevant aspects 
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Over the past decade, gallium nitride (GaN) has emerged as an excellent material for the 
fabrication of power semiconductor devices. Thanks to the unique properties of GaN, diodes and 
transistors based on this material have excellent performance, compared to their Si counterparts 
[1], and are expected to find wide application in the next-generation power converters. Owing to 
the  flexibility and the energy efficiency of GaN-based power converters, the interest towards this 
technology is rapidly growing: the aim of this tutorial is to review the most relevant physical 
properties, the operating principles, the fabrication parameters, and the stability/reliability issues 
of GaN-based power transistors. For introductory purposes, we start summarizing the physical 
reasons why GaN transistors achieve a much better performance than the corresponding Si devices, 
to help the reader understanding the unique advantages of this technology.  
The properties of GaN devices allow the fabrication of high-efficiency (near or above 99 %) [2]–
[6], kW-range power converters. Such converters can have switching frequencies above 1 MHz 
[7], [8], and – through proper design, integration and/or hybrid GaN/CMOS manufacturing – 
frequencies as high as 40-75 MHz can be reached [9], [10]. High frequency operation permits to 
substantially reduce the size and weight of inductors and capacitors, thus resulting in a compact 
converter design. Further innovation will come from the design of monolithically integrated all-
GaN integrated circuits: specific platforms, such as GaN on silicon-on-insulator (SOI) can be used 
for the fabrication of fully integrated power converters, containing smart control, pulse width 
modulation (PWM) circuitry, dead time control and half bridge [11], [12]. Such solutions, that can 
be tailored for switching in the 1-10 MHz range, can reach very short turn on/off times, which are 
considerably smaller than in discrete gate drivers [12]. The availability of fast, small, efficient and 
light-weight power converters can be particularly beneficial in the fields of portable/consumer 
electronics, automotive, and avionics. 
GaN is a wide-bandgap semiconductor, and has an energy-gap of 3.4 eV [13]. This allows GaN 
devices to be operated at extremely high temperatures, thus substantially increasing the maximum 
power density that can be dissipated on a device, or permitting the use of light and small heat sinks. 
Over the last decades, several report on high temperature and stable operation of GaN HEMTs 





























































































selected InAlN/GaN devices, up to 900 °C [16]. Operation at high temperature is a first, 
substantial, advantage of GaN devices, compared to Si -based Metal-Oxide-Semiconductor Field 
Effect Transistors (MOSFETs), that are typically rated for maximum operating temperature of 
125-150 °C. 
A second advantage of GaN arises from its high breakdown field (3.3 MV/cm [13]), which is 11 
times higher than that of Si (0.3 MV/cm). The direct consequence of such high critical field is that 
for withstanding a given voltage, a layer of GaN can be 11 times thinner than its Si counterpart, 
with consequent beneficial impact on resistivity. As a consequence, the use of GaN switches can 
substantially reduce the resistive losses in switching mode power supplies (SMPSs). 
A third aspect to be considered is the high mobility of the channel: as will be discussed in the 
following sections, GaN transistors are typically heterostructure devices. A high mobility (up to 
2000 cm2/Vs [13]) channel can be obtained through the formation of a 2-dimensional electron gas 
(2DEG) at the heterointerface between the AlGaN barrier and the GaN channel layer. Such high 
mobility, along with the large saturation velocity (2.5x107 cm/s), further contributes to reduce the 
resistivity of the devices. FETs based on AlGaN/GaN heterostructures are usually referred to as 
high electron mobility transistors (HEMTs), or heterojunction field effect transistors (HFETs). 
At present, GaN devices are commercially available, and several products have been proposed, in 
three main voltage ranges: a) low/mid-voltage (VDS,max<200 V) devices find application in dc-dc 
power converters, motor drives, wireless power transfer, LiDAR and pulsed power applications, 
solar micro-inverters, class-D audio amplifiers, robotics, and synchronous rectification. Such 
devices can have on-resistances below 2 m (for drain currents up to 90 A) [17], or up to 100-200 
m (for operating currents in the range 0.5-5 A), depending on the final application [18], [19]. b) 
high voltage (VDS,max up to 650 V), that find application in telecommunication servers, industrial 
converters, photovoltaic inverters, servo motor control [20], lighting applications, power adapters, 
converters for consumer electronics [21], class D amplifiers [22], datacenter SMPS [23], [24]. c) 
devices with ultra-high voltage (VDS,max above 1 kV). At present, no kV-range transistor based on 
GaN is commercially available. The commercial transistors with highest voltage rating have a 
maximum voltage of 900 V (see for example [25]), and are expected to find application in data 
communication systems, industrial application, motor control, and photovoltaic inverters. As will 





























































































with breakdown voltages above 1 kV [26]–[28], and proposed possible fabrication processes to 
target this voltage range. kV-range GaN transistors will compete with SiC-based devices, in the 
industrial, automotive and photovoltaic application environments. 
As will be described in detail in the paper, current GaN devices have typically a lateral layout. 
Several key aspects related to device design, fabrication and performance must be discussed in 
detail, to understand how the performance of the transistors can be optimized through careful 
device design: this will be done extensively in the following sections of this paper. For introductory 
purposes, we remind here that in a HEMT current flows between drain and source through a 2-
dimensional electron gas (2DEG), which is formed at the heterojunction between an AlGaN barrier 
and a GaN layer. Figure 1 (a) reports the schematic structure of a GaN-based HEMT, showing the 
main layers that constitute the structure. Power GaN devices are typically grown on a Si substrate, 
to minimize cost and maximize yield. Growing GaN on a Si substrate is particularly complicated, 
due to: a) the large mismatch of the in-plane thermal expansion coefficient (2.6x10-6 K-1 for Si and 
5.59x10-6 K-1 for GaN [29]), that may lead to cracking of the GaN layer during the cooling-phase 
after the epitaxial growth; b) the large lattice mismatch (around 16 % for Si(111)) [30], [31], that 
may result in the propagation of dislocations through the GaN epitaxial layers, with consequent 
defect generation. A careful optimization of the buffer is needed in order to limit the propagation 
of such defects towards the 2DEG region; Figure 1 (b) reports a cross sectional SEM image of the 
epitaxial layers of a GaN-based transistor. As can be noticed, the use of a step-graded buffer in 
combination with an AlN nucleation layer is used to release the strain and prevent the 
formation/propagation of dislocations. 
The lateral structure described in Figure 1 may have some limitations, when extremely high 
breakdown voltages and/or power densities are targeted. First, in a lateral transistor the breakdown 
voltage scales with the gate-drain spacing. Thus, devices with a high breakdown voltage can be 
fabricated, but will be more resistive and will use a wider semiconductor area, thus resulting in a 
higher device cost. Second, the density of electrons in the 2DEG can be strongly influenced by 
surface charges: for this reason, the performance of the final devices is strongly dependent on the 
process and backend. To solve the limitation of GaN lateral devices, vertical device structures are 
currently being explored and investigated, in line with what has been done with Si and SiC 





























































































the bulk of the material, thus allowing high current and power densities. The density of electrons 
in the channel is modulated through a metal-oxide-semiconductor (MOS) stack, and a p-type body 
is usually employed to shift the threshold voltage towards more positive values. The breakdown 
voltage of a vertical GaN transistor depends on the thickness of the lightly-doped drift region, and 
not on the size and area of the device as in a lateral transistor. Vertical GaN devices represent the 
latest development in GaN technology, and the reader will find interest in the related concepts and 
applications, described in this paper. 
As for every technology, there are some physical processes that may limit the performance and the 
reliability of GaN devices. The on-resistance of a GaN transistors (and thus the density of electrons 
in the 2DEG) strongly depends on the intrinsic (spontaneous and piezoelectric) polarization 
charges of GaN, as well as on the presence of charges trapped at surface states (e.g. in the 
passivation layer or at the interface between the passivation layer and the AlGaN barrier) or in 
buffer states. For this reason, it is of fundamental importance to know and manage the surface- 
and buffer-related trapping phenomena that may limit the dynamic performance of GaN 
transistors, leading to a recoverable increase in on-resistance (dynamic-Ron problem). Trapping 
in the epitaxial layers and/or at the gate-stack may result in positive- or negative-bias threshold 
instability (PBTI or NBTI), and the related processes must be investigated and understood to be 
able to fabricate fast and reliable devices. 
Finally, GaN-based transistors are operated at field, temperature, and frequency levels which are 
unimaginable for conventional Si devices. Electric fields can be in excess of 3 MV/cm, and channel 
temperatures can be above 300 °C during operation, if lightweight heat dissipators are used. Such 
conditions may favor sudden or time-dependent breakdown phenomena, leading to the failure of 
the devices. Furthermore, operation at high frequencies may exacerbate the degradation processes 
related to hard switching events. For this reason, it is of utmost importance to understand the 
degradation processes of GaN power devices, and to identify ways and strategies for improving 
the robustness of the components. 
This tutorial paper presents a detailed overview on the physics, performance and reliability of 
GaN-based power devices. In the Section 3-5, the properties and physical parameters of GaN are 
discussed, to help the reader understanding the unique advantages offered by GaN compared to 





























































































power (Baliga FOM) devices are also introduced. Finally, the properties of AlGaN/GaN 
heterostructures, and the related band diagrams are described in detail, and first-order formulas for 
the calculation of sheet electron charge and threshold voltage are introduced. In Section 6,  the 
properties, structure and characteristics of lateral GaN devices are discussed. Specific details is 
given to the various approaches for normally-off operation, to the main device parameters, and to 
the optimization of the buffer. A perspective on AlN-based devices and on possible strategies to 
increase the breakdown voltage is given, also by discussing devices with local substrate removal. 
Section 7 deals with GaN vertical devices. First, the advantages of vertical GaN transistors are 
described. Attention is then given to the choice of the substrate (GaN-on-GaN vs GaN-on- Si) for 
vertical device manufacturing. Then, the various vertical device architectures are discussed and 
compared, in terms of performance and structural parameters. In Section 8, the stability of GaN 
devices is analyzed in detail. Specific focus is given to the role of surface traps, barrier traps and 
buffer traps in modifying the main device parameters, to present a clear overview of the topic. A 
complete overview of the dominant defects and deep levels in GaN is given in Section 8.1, to 
provide an exhaustive view of the problem. Finally, Section 9 describes the most relevant 
degradation processes that can limit the lifetime of GaN-based transistors. Specific attention will 
be towards the degradation mechanisms induced by exposure to off-state stress, semi-on state 
regime, and on-state degradation (with focus on gate reliability for p-GaN and insulated-gate 
devices). 
Through a pedagogical approach, this paper helps the reader understanding the advantages of GaN 





















































































































Figure 1: (a) schematic representation of the structure of a lateral GaN high-electron mobility 
transistor (HEMT). The main layers constituting the structure are shown, as well as the three 
contacts of source (S), gate (G) and drain (D). (b) Cross-sectional SEM images of the epi-structure 
of GaN HEMT on Si. Reprinted from "Strain Analysis of GaN HEMTs on (111) Silicon with Two 
Transitional AlxGa1−xN Layers", Y. Cai et al., https://doi.org/10.3390/ma11101968, licensed under 
CC BY 4.0 [32]. (c) schematic representation of a vertical GaN trench-MOSFET 
 
3 Gallium nitride: properties and physical parameters 
 
GaN, along with its InGaN and AlGaN alloys, represents an excellent material for both 
optoelectronics and electronics. In the early GaN era, the research efforts on GaN have been driven 
by the need of fabricating high-efficiency short-wavelength (blue/violet) LEDs. GaN has a direct 
bandgap of 3.4 eV, thus being ideal for manufacturing ultraviolet optoelectronic devices. In 
addition, the energy gap of III-N alloys can be tuned between the 0.7 eV of InN and the 6.2 eV of 
AlN thus, in principle, allowing fabrication of LEDs with ultraviolet (UVA, UVB, UVC), visible 
and infrared emission. 
Contrary to other semiconductors, like InP or GaAs, III-N semiconductors typically have a 
wurtzite crystal, with its characteristic hexagonal shape (see Figure 2). It can be easily understood 
that this lattice arrangement does not have an inversion plane perpendicular to the c-axis (0001) 
and, for this reason, the surfaces have either atoms from group III (In, Ga, Al), or nitrogen atoms 
[33]. The nature of the surfaces has a fundamental importance, since it determines the polarity of 
































































































Figure 2: (a) Hexagonal unit cell and (b) atomic structure of Ga- and N-polar GaN. The arrows 
represent the direction of the spontaneous polarization dipole, P, in the GaN crystal. From "Recent 
progress in metal-organic chemical vapor deposition of (0001) N-polar group-III nitrides", S. 
Keller et al., Semiconductor Science and Technology, Volume 29, Number 11, 113001, August 
2014, DOI: 10.1088/0268-1242/29/11/113001, IOP Publishing. Reproduced with permission. All 
rights reserved [34].  
 
Table 1 reports the main parameters of GaN, as compared with other semiconductor materials, 
including Si, GaAs, SiC, AlN, diamond and Ga2O3. The materials are ordered with increasing 
energy gap EG, from left to right. Excluding the three semiconductors for which commercial 
devices are not available (gallium oxide, diamond, and aluminum nitride), GaN is the 
semiconductor with the largest energy gap, the largest critical field, and the highest saturation 
velocity. As a consequence, it is an ideal candidate for the fabrication of power semiconductor 
devices, capable of operating at high temperature and voltage levels.  
Figure 3 (a) reports the relation between breakdown field and energy gap for the semiconductor 
materials in Table 1. As can be noticed, breakdown field has a power-law dependence on the 
energy gap, in the form 𝐸𝑐𝑟𝑖𝑡 ∝ 𝐸𝐺
2.3. This dependence is consistent with previous reports in the 
literature [35], and demonstrates the great advantage of using wide bandgap semiconductors for 
fabricating electron devices with high breakdown voltage. 
Since a single parameter does not fully describe the properties of a material, semiconductors are 
typically compared by using figures of merit: the most commonly used are the Johnson FOM, for 





























































































defined as the product of the maximum voltage and the maximum transit frequency, for a given 
value of the drain-source spacing (see details in Ref. [36]), i.e. as: 
 
 







The Johnson figure of merit indicates that, in general, devices with high breakdown voltage are 
typically slower than devices with lower voltage rating.  
Figure 3 (b) reports the values of the Johnson figure of merit for the semiconductors listed in Table 
1; all values are normalized to that of GaN, to allow an easy comparison. As can be noticed, the 
Johnson FOM of GaN is slightly higher than that of SiC (0.556), comparable to -Ga2O3 (0.978), 
and is much larger than that of Si (0.0379) and GaAs (0.0455). AlN and diamond are better than 
GaN, but their Johnson FOMs are between 2.5 and 3, thus having the same order of magnitude of 
GaN. While there is a substantial advantage by moving from Si /GaAs to GaN, the improvement 
obtained by changing to AlN and diamond is only incremental, in terms of the Johnson FOM [36]. 
While the Johnson FOM allows to compare semiconductor materials for the fabrication of high-
speed devices, the Baliga FOM has been introduced to compare semiconductors for application in 
power electronics. Considering a unilateral and abrupt (e.g. p+/n-) junction, as depicted in Figure 
4 (a), the electric field profile at the n-side has a triangular shape (Figure 4 (b)), and – at the critical 
electric field Ecrit – the space charge region has a width equal to  
 𝑊𝑑 = 𝜖𝑟,𝐺𝑎𝑁𝜖0𝐸𝑐𝑟𝑖𝑡/𝑞𝑁𝐷 2 
 
 
where ND is the donor density at the n-side of the diode, and 𝜖𝑟,𝐺𝑎𝑁𝜖0 is the product between the 





























































































































The denominator of the last term is linked to the Baliga FOM [38], [39] (that was initially defined 
as 𝜇𝜖𝐸𝐺
3), and identifies the material parameters that help minimizing the conduction losses in 
power transistors. This FOM is defined based on the assumption that power losses only originate 
from the on-resistance of the FET. For this reason, it applies at relatively moderate frequencies, 
where conduction losses are dominant [38]. For higher frequency devices, one would have to 
consider also the contribution of switching losses. Figure 4 (c) reports the Baliga figure of merit 
(calculated as 𝜇𝜖𝐸𝑐𝑟𝑖𝑡
3 ) for the same set of semiconductors in Table 1. All values are normalized to 
GaN: the plot indicates that the Baliga FOM of GaN is substantially larger than those of Si and 
GaAs, higher than SiC, similar to the one of gallium oxide. Diamond and AlN (ultra wide-bandgap 
semiconductors) have a much higher Baliga FOM, and can be considered as interesting alternatives 
to further push the limits. 
 
Material Si GaAs 4H-SiC GaN b-Ga2O3 Diamond AlN 
EG(eV) 1.12 1.42 3.23 3.4 4.9 5.5 6.2 
r 11.7 12.9 9.66 8.9 10 5.7 8.5 
 (cm2/Vs) 1440 9400 950 1400 250 4500 450 
Ecrit (MV/cm) 0.3 0.4 2.5 3.3 8* 10* 15* 
vs (x10





























































































th (W/cmK) 1.3 0.55 3.7 2.5 0.1-0.3 23 2.85 
Table 1: main material parameters for GaN, as compared with other semiconductors. Reported 
parameters are energy gap (EG), relative dielectric permittivity (r), electron mobility (), critical 
electric field (Ecrit), electron saturation velocity (vs), and thermal conductivity (th). Data are taken 
from: P. Fay et al.,High-Frequency GaN Electronic Devices, https://doi.org/10.1007/978-3-030-
20208-8_2 [36] (*Estimated). The critical electric field of GaN is taken from Ref [13]. Note that 
for GaN mobility values up to 2000 cm2/Vs are reported, see for instance [13].  
 
 
Figure 3: (a) dependence of breakdown field on energy gap for the semiconductor materials in 
Table 1. (b) Johnson figure of merit for the same set of semiconductors. All values are normalized 
to GaN, to allow an easy comparison. Data are taken from Table 1 
 
 

































































































































Figure 4: (a) schematic representation of a unilateral abrupt p+/n- junction; (b) approximated 
electric field profile for the junction in (a); (c) Baliga figure of merit (calculated as 𝜇𝜖𝐸𝑐𝑟𝑖𝑡
3 ) for the 
same set of semiconductors in Table 1. All values are normalized to GaN, to allow an easy 
comparison. Data are taken from Table 1 
 
The dependence of the bandgap of GaN on temperature follows the Varshni relation 
 







For GaN, AlN and InN the related parameters are summarized in Table 2. As can be noticed, by 
using alloys of GaN, AlN and InN it is possible to vary the bandgap of the alloy in a wide range, 
from 0.7 eV to 6.2 eV. In most cases, GaN transistors are based on AlGaN/GaN heterostructures, 











































































































have also been investigated: lattice matched InAlN/GaN HEMTs allow an efficient down-scaling 
of the transistor dimensions, thus allowing to reach high cut-off frequencies [40]. 
For ternary alloys, such as AlGaN and InGaN, the bandgap deviates from the Vegard’s rule, and 
follows the empirical expression 
 𝐸𝐺(𝐴𝑥𝐵1−𝑥𝑁) = 𝑥𝐸𝐺(𝐴𝑁) + (1 − 𝑥)𝐸𝐺(𝐵𝑁) − 𝑥(1 − 𝑥)𝑏 6 
 
 
where 𝐸𝐺(𝐴𝑁) and 𝐸𝐺(𝐵𝑁) are the bandgaps of the two materials (AN and BN), x is the molar 
fraction of A, and b is a bowing parameter. For AlGaN, the material of interest for AlxGa(1-x)N/GaN 
HEMTs, the relation has been determined as [41], [42] 
 𝐸𝐺(𝐴𝑙𝐺𝑎𝑁)(𝑥) = [6.0𝑥 + 3.42(1 − 𝑥) − 1.0𝑥(1 − 𝑥)] 𝑒𝑉 7 
 
 
Other bandstructure parameters of interest for GaN are the effective density of states in the 
conduction and valence bands (𝑁𝐶 = 2.24 ∙ 10
18 𝑐𝑚−3, 𝑁𝑉 = 4.56 ∙ 10
19 𝑐𝑚−3 at room 
temperature), and the effective masses of electrons and holes (𝑚𝑒 = 0.20 and 𝑚ℎ = 1.49) [36] 





GaN 3.507 0.909 830 
AlN 6.23 1.799 1462 
InN 0.69 0.414 454 
Table 2: bandgap and Varshni parameters for GaN, AlN and InN. For GaN, results data are taken 






























































































4 Polarization charges in GaN 
 
Controlled doping of wide bandgap semiconductors is not always straightforward: typically, 
mobile carriers in FET are induced through impurity doping, i.e. by introducing foreign atoms in 
a semiconductor lattice. The energy distance between the dopant level and the related band (𝐸𝐶 −
𝐸𝐷 for a donor level at energy 𝐸𝐷, or 𝐸𝐴 − 𝐸𝑉 for an acceptor level at energy 𝐸𝐴) represents the 
dopant binding (or ionization) energy. The best dopants are relatively shallow, with binding 
energies in the range 0.01 eV – 0.05 eV. For GaN, only shallow donors are available (Si, 𝐸𝐶 −
𝐸𝐷=0.015 eV), while the conventional acceptor is magnesium, that creates a level 0.16 eV above 
the valence band energy. As a consequence, it is relatively easy to achieve high electron 
concentrations, whereas for reaching high hole densities dopant levels in excess of 1019 𝑐𝑚−3 are 
required. It is worth noticing that even high quality GaN has a residual n-type (unintentional) 
conductivity, resulting in carrier densities in the range 1015 − 1017 𝑐𝑚−3, depending on material 
properties. Such residual conductivity has been ascribed to native defects of the semiconductor 
(e.g. point defects, vacancies, antisites), and impurities (like carbon, oxygen, hydrogen) [42]. The 
suppression of such defect-induced free carriers is very important for the fabrication of highly-
insulating GaN layer, to be used in devices with extremely high blocking voltages. 
Contrary to conventional semiconductors, GaN has a unique advantage, that helps obtaining high 
carrier densities even in absence of intrinsic doping: GaN, in fact, is a polar material, and exhibits 
strong polarization effects. 
As already mentioned, the wurtzite crystal of III-N semiconductors, which are typically grown 
epitaxially along the (0001) orientation, leads to the existence of polarization fields, that are both 
spontaneous and piezoelectric. With zero external field, the total polarization 𝑃 is equal to the sum 
of the spontaneous polarization 𝑃𝑠𝑝 and of the piezoelectric (or strain-induced) polarization 𝑃𝑝𝑧. 
Bernardini et al. [46] investigated the polarization in GaN layers along the (0001) axis. Nitrogen 
has a higher electronegativity, compared to gallium. As a consequence, Ga and N atoms have 
anionic (+) and cationic (-) characteristics, generating a spontaneous polarization 𝑃𝑠𝑝 along the 
(0001) axis [37]. Wurtzite is the crystal arrangement with highest symmetry compatible with the 





























































































sublattices can lead to a relative movement from the ideal wurtzite position, favoring the 
spontaneous polarization [49]. The orientation of spontaneous polarization is defined assuming 
that the positive direction goes from the metal (Ga) to the nearest nitrogen atom, along the c-axis 
[50]. Figure 5 depicts the crystal structure of GaN, and the sign and direction of the spontaneous 
polarization. 
The values of the spontaneous polarization in GaN, InN and AlN are reported in Table 3 for binary 
semiconductors. In the case of interfaces between binary and ternary semiconductors, the 
following expressions can be used (see also [51] and references therein): 
 𝑃𝑠𝑝,𝐴𝑙𝑥𝐺𝑎1−𝑥𝑁 /  𝐺𝑎𝑁 (𝑥) = (−0.052𝑥 − 0.029) [𝐶 ∙ 𝑚
−2] 
𝑃𝑠𝑝,𝐼𝑛𝑥𝐺𝑎1−𝑥𝑁 /  𝐺𝑎𝑁 (𝑥) = (−0.003𝑥 − 0.029) [𝐶 ∙ 𝑚
−2] 









Figure 5: crystal structure of GaN, showing the sign and direction of the spontaneous polarization 






























































































Material GaN (C m-2) InN (C m-2) AlN (C m-2) 
𝑃𝑠𝑝 -0.029 -0.032 -0.081 
𝑃𝑠𝑝 -0.034 -0.042 -0.090 
Table 3: values of spontaneous polarization of III-N semiconductors (binary). Values in the first 
row are from [46], values in second row are from [53].  
 
The strain in the crystal, and the displacement of the anion sublattice with respect to the cation 
sublattice, can lead to a piezoelectric polarization of the III-N semiconductors. A (simplified) 
representation of the polarization is given in Figure 6, that reports a ball and stick diagram of the 
bond (tetrahedral) between gallium and nitrogen. In this figure, the Ga-polar configuration is 
represented. The electron cloud is closer to the nitrogen atoms, and this generates the polarization 
vectors. If the tetrahedron is ideal, the in-plane and vertical polarization components cancel each 
other [54]. When an in-plane tensile strain is applied (as shown in Figure 6, (a)) the polarization 
generated by the triple bonds decreases, and this generates a net polarization along the (0001̅) 
direction. On the contrary, when an in-plane compressive strain is applied (as shown in Figure 6, 
(b)) the polarization generated by the triple bonds increases, and this generates a net polarization 
along the (0001) direction. 
To calculate the piezoelectric polarization, one needs to refer to the piezoelectric constants of the 
materials under analysis. Details on the main parameters were given in [46], [50], [55], and a 
comprehensive summary was presented in [51]; here, in Table 4, we report the values of 
piezoelectric constants 𝑒𝑖𝑗 and lattice parameters 𝑎0 and 𝑐0 for GaN, InN and AlN. 
As discussed in [50], the lattice structure of wurtzite semiconductors is defined by the length of 
the hexagonal edge 𝑎0, the height of the prism 𝑐0, and a parameter 𝑢 that defines the length of the 
bond parallel to the c-axis ([0001]) in units of 𝑐0. To calculate the piezoelectric polarization 𝑃𝑝𝑧 
along the c-axis, the key relation is 































































































Here 𝜖𝑧 = (𝑐 − 𝑐0)/𝑐0 represents the strain along the c-axis, while the in-plane strain 𝜖𝑥 = 𝜖𝑦 =
(𝑎 − 𝑎0)/𝑎0 is assumed to be isotropic. 𝑎 and 𝑐 are the lattice constants of the strained layers, and 
differ from 𝑎0 𝑎𝑛𝑑 𝑐0.  
By considering that the lattice constants in a hexagonal AlGaN system are related according to 









where 𝐶13 and 𝐶33 are elastic constants, the value of piezoelectric polarization along the c-axis can 
be calculated as 
 







For an AlxGa1-xN/GaN stack, the material system of interest for GaN-based transistors, the values 
of the elastic constants can be calculated from the following formulas (see [51], [56] for details) 
 𝐶13(𝑥) = (5𝑥 + 103) [𝐺𝑃𝑎] 





and the variation of the lattice constant with the molar fraction is 


































































































Figure 6: schematic ball-and-stick configuration of a GaN tethrahedron with in-plane (a) tensile 
and (b) compressive strain, showing a net polarization. A full description including also the case 
of N-polar material can be found in [54]. 
 
Material GaN InN AlN 
𝑒31 (𝐶 ∙ 𝑚
−2) -0.49 [46] -0.57 [46] -0.6 [46], -0.58 [56] 
𝑒33 (𝐶 ∙ 𝑚
−2) 0.73 [46] 0.97 [46] 1.46 [46], 1.55 [56] 
𝑎0 (Å) 3.189 3.54 3.112 
𝑐0  (Å) [50] 5.185 5.705 4.982 































































































In a GaN layer, polarization charges are present on each unit cell. As schematically depicted in 
Figure 7, the internal polarization charges cancel each other. Only the 𝑄𝜋 and −𝑄𝜋 at the N- and 
Ga-faces remain, and form a charge dipole (Figure 7 (c)). Based on the numbers given in Table 3, 
the spontaneous polarization charge in GaN has values in the range 1.8 − 2.1 ∙ 1013 𝑒−/𝑐𝑚2. In 
absence of other charges, the polarization charge would lead to the presence of a dipole, resulting 
in a fairly high electric field, in the range of MV/cm. Such dipole is screened through the formation 
of a screening dipole (𝑄𝑠𝑐𝑟). In absence of the screening dipole, a non-physical situation would 
form. As discussed in [49], a first hypothesis would be that the screening dipole originates from 
ions from the atmosphere (𝐻+, 𝑂𝐻−); however, the dipole is present also in material grown in 
atmosphere free of counter ions, like during molecular beam epitaxy (MBE) growth. 
A different interpretation can be given by considering the presence of donor states at the surface 
of the GaN layer [57], [58], as schematically represented in Figure 8 (a). In absence of 
compensating charge, due to the presence of the polarization dipole ±𝑄𝜋, an electric field is present 
in the GaN layer, and the band diagram shows a linear slope (Figure 8 (b)). If the GaN layer is 
sufficiently thick, the donor states pins the Fermi level at the surface (at the donor level 𝐸𝐷𝐷), and 
the screening charge 𝑁𝐷𝐷
+  at the surface is formed. The presence of a surface level 𝐸𝐷𝐷 has been 
proved also experimentally [49]. Realistic GaN layers typically have a n-type conductivity, as 
mentioned above. The ionized (bulk) donors also contribute to the overall charge balance. For a 
thick GaN layer (see Figure 8 (d)), the bands are nearly flat (corresponding to negligible field), 
apart from the surface region. The polarization charge −𝑄𝜋 at the surface is compensated by the 
positive charge of the ionized surface defects 𝑁𝐷𝐷
+  and by the total density of charges in the 
































































































Figure 7: (a) schematic representation of a GaN lattice with ball and stick representation of the 
bonds, and indication of the Ga- and N-faces, along the (0001) direction. (b) model for polarization 
charge in a GaN layer. (c) charge distribution at the Ga- and N-faces, showing the polarization and 
































































































Figure 8: (a) schematic representation of a n-type GaN layer grown on a substrate. The (defective) 
interface region is shown. (b) charge diagram showing the screening induced by surface donors. 
(c) band diagram showing the surface donor level approaching the Fermi level at the surface of 
GaN, thus leading to the generation of the screening charge 𝑞𝑁𝐷𝐷





























































































GaN (n-type), considering the presence of surface states and of donor charges (figure adapted from 
[49]) 
 
5 Band diagrams and charge density in AlGaN/GaN 
heterostructures 
 
The core of a GaN-based HEMT is the AlGaN/GaN heterostructure. Both the GaN and the AlGaN 
layers are typically left undoped, to minimize electron scattering at impurities. Based on the 
considerations above, undoped GaN has a weak n-type conductivity, with electron densities that 
depend on the quality of the epitaxy, and that – even in the best case – are higher than 1015 cm-3 
[49] (early GaN films were showing a high n-type conductivity, in the range of 1017-1018 cm-3 [59], 
[60]). Optimizing the background electron density in lateral and vertical HEMTs requires a tuning 
of the growth process, and the control of the residual impurities (such as carbon, see for instance 
[61]). 
Figure 9 shows the charge distribution, the electric field profile, and a schematic band diagram for 
an AlGaN/GaN heterostructure used in HEMT technology. In the figure, 𝑡 is the thickness of the 
AlGaN layer, while the 2DEG is supposed to be located at a position 𝑑, a few nanometers far from 
the heterojunction, on the GaN side. 
At the surface of the AlGaN layer, the total charge is determined by the sum of the charge of the 
surface donors and of the polarization charge of the AlGaN layer, 𝑞𝑁𝐷𝐷
+ − 𝑄𝜋(𝐴𝑙𝐺𝑎𝑁). At the 
AlGaN/GaN heterojunction, the total charge is given by the difference between the polarization 
charges of AlGaN and GaN, i.e. 𝑄𝜋(𝐴𝑙𝐺𝑎𝑁) − 𝑄𝜋(𝐺𝑎𝑁). For gallium polar material, this is a positive 
number, since AlGaN has a higher polarization, compared to GaN. In the triangular potential well 
formed near the heterojunction, on the GaN side, a 2-dimensional electron gas is formed. For 
simplicity, we consider this sheet of charge to be located in 𝑥 = 𝑑 (position of the centroid of the 
electron distribution). 
The value of 𝑑 can be easily determined by solving the Schroedinger equation in the triangular 





























































































The electric field ℇ𝐺𝑎𝑁 is supposed to originate only from the charge in the 2DEG (𝑛𝑠), and is thus 

















































We now consider that the first sub-band 𝐸0 is dominant. The 2D density of states associated with 









The electron concentration in the 2DEG can then be calculated starting from the 2D density of 
states and from the position of the Fermi level, by using the Fermi-Dirac distribution as follows 
[64]: 
 
𝑛𝑠 = 𝐷𝐷𝑂𝑆 ∙
𝑘𝑇
𝑞







where 𝑘 is the Boltzmann constant. 
By simple calculations (see details in Ref. [49]), one can calculate the position 𝑑 of the 2DEG, 
with respect to the heterointerface. Here the 2DEG is considered as an ideal 2D sheet of electrons 
located at a distance 𝑑 from the interface, on the GaN side. For an AlGaN/GaN heterostructure, a 





























































































At the bottom of the GaN layer, at the interface with the substrate, a screening charge compensates 
the (positive) component 𝑄𝜋(𝐺𝑎𝑁). The reader should note that in more realistic structures other 
layers (e.g. a C-doped layer, a step-graded or a superlattice-based buffer, an AlN nucleation layer) 
are placed between the GaN channel layer and the substrate; these layers are not shown here for 
simplicity. 
At the surface of the AlGaN layer (if the layer is thick enough), the potential 𝑞𝜙𝑠 is pinned at the 
surface donor level 𝐸𝐷𝐷. The AlGaN layer is not doped, so – in absence of external bias – its 










With regard to the electric field in the GaN, we suppose that it originates only from the charge in 
the 2DEG, and neglect (for this analysis) the effect of the n-type donor charge in the GaN. A more 
realistic solution can be obtained numerically, through technology computer-aided design (TCAD) 







The total potential drop in the AlGaN is then 
 








































































































and, for GaN 






Considering the band diagram in Figure 9, one can calculate 
 
𝜙𝑠 − 𝑉𝐴𝑙𝐺𝑎𝑁 −
Δ𝐸𝑐
𝑞




By combining the equations above, by considering 𝜖 = 𝜖0𝜖𝐺𝑎𝑁~𝜖0𝜖𝐴𝑙𝐺𝑎𝑁, the value of the sheet-
charge density 𝑛𝑠 can be calculated 
 
𝑛𝑠 =









When a potential 𝑉𝐺  is applied to the gate (through a suitable metal deposited on the AlGaN 
barrier), the charge in the 2DEG can be modulated: a more positive voltage will fill the channel, 
whereas moving to negative values of 𝑉𝐺  will lead to the depletion of the 2DEG. 
The dependence of 𝑛𝑠 on 𝑉𝐺  has the following form: 
 
𝑛𝑠(𝑉𝐺) =





































































































where 𝜙𝑏 is the barrier at the metal/AlGaN interface. 
Figure 11 (a) reports the value of the polarization charge 𝑄𝜋(𝐴𝑙𝐺𝑎𝑁) − 𝑄𝜋(𝐺𝑎𝑁) at the 
AlxGa1-xN/GaN interface as a function of the molar fraction 𝑥. The values have been calculated 
based on the parameters given in Ref, [56] as: 













where the spontaneous polarization charge in an AlxGa1-xN layer is defined as 
 







A typical range of interest for the mole fraction is between 0.2 and 0.4; such values are sufficiently 
high to give a reasonable polarization charge (which is necessary for generating electrons in the 
2DEG), and enough conduction band discontinuity at the AlGaN/GaN heterointerface (which is 
necessary to ensure a good confinement of the 2DEG electrons). At the same time, the use of molar 
fractions higher than 0.4 may be critical, since the thermal and lattice mismatch between AlGaN 
and GaN may lead to high defect density and rough interfaces, that may limit the overall device 
performance. 
Figure 11 (b) reports the sheet charge density (𝑛𝑠) of the 2DEG for three AlxGa1-xN/GaN 
interfaces, as a function of the Al mole fraction and of the thickness of the AlGaN layer. For the 





























































































 𝑞𝜙𝑏 = 1.3𝑥 + 0.84 𝑒𝑉 26 
 
 
was used, and the conduction band discontinuity at the AlxGa1-xN/GaN interface was calculated as 




 𝐸𝐺(𝑥) = 𝑥 ∙ 6.13 𝑒𝑉 + (1 − 𝑥) ∙ 3.42 𝑒𝑉 − 𝑥(1 − 𝑥) ∙ 1 𝑒𝑉 28 
 
 
in agreement with Ref. [56]. 
As can be noticed, when the mole fraction 𝑥 is around 0.2-0.3, the sheet charge density is around 
1013 𝑐𝑚−3. With increasing thickness of the AlGaN layer, the density of electrons in the 2DEG 
increases, since the conduction band at the channel edge drops further below the Fermi level at the 
AlGaN/GaN interface (see also the band diagram in Figure 9). As can be understood, AlGaN/GaN 
HEMTs are intrinsically normally-on. At zero gate bias, the channel is formed, with a high electron 
density. A first possible approach to change the threshold voltage (by keeping the same Al content 
in the barrier) is to reduce the thickness of the AlGaN barrier. For sufficiently thin AlGaN barriers, 
the electron density falls to zero, and the 2DEG vanishes. This effect has also been observed 
experimentally, see for instance Ref. [57]. This is just one of the possible approaches to achieve 
normally-off operation in HEMTs; an excessive thinning of the barrier, along with the related 
etching process, may result in a significant increase in the leakage, and counter measures are 
required to guarantee a good device performance. In the next sections, the various approaches for 




































































































































































































Figure 10: triangular potential well, similar to the one formed at the GaN-side of an AlGaN/GaN 
interface. The energy varies linearly with field ℇ, starting from the value 𝑞𝑉(0) at the GaN-side 
of an AlGaN/GaN interface. The energy levels and wavefunctions are schematically drawn (not to 
scale). Figure is adapted from Ref [65].  
 
 
Figure 11: (a) polarization charge density at the AlGaN/GaN heterointerface (𝑄𝜋(𝐴𝑙𝐺𝑎𝑁) −
𝑄𝜋(𝐺𝑎𝑁)) calculated as described in [56]. (b) sheet charge density calculated for the 2DEG of an 






































































































In a GaN-based transistor, a gate metal is placed on an AlGaN/GaN heterostructure; the resulting 
schematic structure is shown in Figure 12 (a). For a power semiconductor device, the most critical 
parameters are the on-resistance 𝑅𝑜𝑛 (that needs to be as low as possible, to minimize the resistive 
losses in power converters) and the breakdown voltage (𝑉𝑏𝑟, that must be sufficiently high to 
ensure good reliability). In AlGaN/GaN HEMTs, these two parameters are strongly correlated: 
carriers are generated by polarization, and the breakdown voltage scales with the distance between 
the gate and drain (𝐿𝐺𝐷) [37]. In an first-order approximation, the on-resistance of the device is 
the sum of the channel resistance (𝑅𝑐ℎ𝑎𝑛𝑛𝑒𝑙, originated from 2DEG under the gate) and of the 
drain-side access region (𝑅𝑑𝑟𝑎𝑖𝑛), according to the following equation [37]: 
 
















It is worth noticing that in this calculation the contribution of the source and contact resistance is 
neglected, with no loss of generality. The off-state voltage is supported by the gate-drain access 
region; at the breakdown voltage, the relation between gate-drain spacing and the breakdown 
voltage is 𝐿𝐺𝐷 = 𝑉𝑏𝑟/𝐸𝑐𝑟𝑖𝑡, and we can write: 
 












In high-voltage devices, the gate-drain spacing is typically longer than the gate length. Figure 12 
(b) reports the variation of the on-resistance (multiplied by the gate width 𝑊𝑔) as a function of the 
target breakdown voltage for devices having different gate lengths (0.25 µm and 1 µm). For 
mobility and sheet charge density values of 1400 cm2/Vs and 1013 cm-2 were used. As can be 
understood, for low-breakdown voltage devices (corresponding to devices with a short gate-drain 





























































































from 1 µm to 0.25 µm can lead to a substantial reduction in the resistive losses. On the contrary, 
for high breakdown voltage devices, the resistive contribution of the gate-drain access region 
becomes relevant, and 𝑅𝑜𝑛 scales with the breakdown voltage. Figure 6 (b) also shows that the use 
of GaN devices with nearly-ideal breakdown field (3.3 MV/cm, see Table 1) can lead to a 
substantial improvement in on-resistance, compared to the more conservative case of 1 MV/cm 
reported in previous publications [37]. Optimizing the breakdown field of the material is a key 
step for minimizing the resistive losses in power semiconductor devices. 
 
 
Figure 12: (a) schematic representation of the structure of a GaN HEMT, showing the parasitic 
resistance of the channel (𝑅𝑐ℎ𝑎𝑛𝑛𝑒𝑙) and of the gate-drain access region (𝑅𝑑𝑟𝑎𝑖𝑛). (b) dependence 
of the product 𝑅𝑜𝑛 ∙ 𝑊𝑔 on breakdown voltage, for devices with different gate length, and under 
the hypothesis that the breakdown field is 1 MV/cm and 3.3 MV/cm 
 
Besides resistive losses, also switching losses can play a relevant role in limiting the efficiency of 
a switching mode power converter. One of the parameters used to quantify the switching losses 
related to a specific transistor is the gate charge 𝑄𝐺. For understanding the meaning of this 
parameter, we consider the simple circuit in Figure 13 (a). Here the FET is supposed to be ideal, 
and three capacitances 𝐶𝐺𝑆, 𝐶𝐺𝐷, 𝑎𝑛𝑑 𝐶𝐷𝑆 are added to model the parasitic capacitive components. 































































































charge flowing towards the gate. Figure 13 (b) shows the schematic gate-charging curve, during a 
turn-on event, i.e. when the device switches from the off-state (high drain voltage, zero current) to 
the on-state (low-drain voltage, high current). At device turn-on, the gate-source voltage 
𝑉𝐺𝑆 increases; when 𝑉𝐺𝑆 reaches the threshold voltage 𝑉𝑡ℎ, current starts flowing through the 
device. At the same time, the gate-source capacitance 𝐶𝐺𝑆 is charged, until the 𝑉𝑀𝑖𝑙𝑙𝑒𝑟 voltage (and 
the corresponding plateau) is reached. At this point, 𝐶𝐺𝑆 is completely charged, and the drain 
current reaches the value fixed by the circuit. At the same time, 𝑉𝐺𝑆 becomes almost constant, and 
the drive current starts charging the Miller capacitance 𝐶𝐺𝐷. This process goes on until the 
capacitance 𝐶𝐺𝐷 is fully charged. When both 𝐶𝐺𝑆 and 𝐶𝐺𝐷 are fully charged, the gate voltage starts 
increasing again. Through this experimental procedure the charges 𝑄𝐺𝑆 and 𝑄𝐺𝐷 can be calculated. 
The gate charge 𝑄𝐺𝑆 + 𝑄𝐺𝐷 is the minimum charge required to turn on the transistor [66], and is 
thus representative of the switching losses. 
A low value of 𝑄𝐺𝑆 + 𝑄𝐺𝐷 results in the device’s ability to achieve high commutation speed 
(dV/dt), and in a substantial reduction in switching losses [67]. A low gate charge also results in a 
reduced gate drive power for GaN devices, compared to Si components [68]. Since, as stated 
above, the dc losses depend on the 𝑅𝑜𝑛𝑊𝐺 product, and the ac losses are proportional to 𝑄𝐺/𝑊𝐺  
[37], the 𝑅𝑜𝑛 ∙ 𝑄𝐺  product is an important parameter describing the switching efficiency of a given 
device. In a recent paper [1], Chen et al. compared devices based on Si, SiC and GaN in terms of 
figures of merit. They showed that, for devices with comparable on-resistance, the 𝑅𝑜𝑛 ∙ 𝑄𝐺  
product can be around 3800 𝑚Ω ∙ nC for a Si superjunction MOSFET, in the range 1950 −
3480 𝑚Ω ∙ nC for SiC-based FETs, and around 290 − 300 𝑚Ω ∙ nC for a E-mode GaN transistor. 
This result indicates that GaN E-mode HEMTs can contribute to a substantial reduction in 
switching losses, compared to conventional semiconductor transistors. 
A further advantage of GaN-based transistors is the absence of reverse-recovery charge. Si -based 
power transistors have an intrinsic body diode, whose presence results in a large reverse recovery 
charge during commutation. For a Si superjunction (SJ) MOSFET, the product of on-resistance 
(RDS,ON) and reverse-recovery charge (Qrr) can be in excess of 300 mµC [1]. On the other hand, 
lateral GaN devices are based on the high-electron mobility transistor (HEMT) concept, and do 



































































































Figure 13: (a) schematic circuit for understanding the dependence of gate charge on gate voltage 
during device turn-on; (b) voltage, current, and gate charge characteristics for a generic field-effect 






























































































6 Lateral GaN transistors: technology and operation 
 
The rapid evolution of wide bandgap semiconductors in the recent years has positioned lateral 
GaN transistors as key enablers in the power device market. The interest in power applications has 
undergone a remarkable shift due to the technological advantages of GaN HEMTs, which allow 
for simultaneous high voltage, high current and low on-state resistance, resulting in high power 
and high efficiency operation. In addition, the wide bandwidth provides a robust and reliable 
technology capable of operating at high frequency and high temperature. This is why GaN-based 
lateral power electronic devices are emerging as switching components for next generation high-
efficiency power converters. Furthermore, GaN-on- Si technology platform offers the best cost 
figures for commercialization of these products, although technologically very challenging. For 
instance, a complex GaN buffer for stress management and insulation purpose is required. This 
paves the way for a growing number of applications in various fields, including consumer 
electronics, transportation and energy, as well as several industrial, automotive and aerospace 
applications, such as rectifiers and high-voltage converters. As can be seen in Figure 14, each 
application uses a specific voltage range. In terms of device market, currently, the majority of GaN 































































































Figure 14: Examples of applications using different voltage ranges 
 



















































































































6.1 Lateral GaN device architectures 
GaN-on- Si typical HEMT structures (Figure 16) consist of several epi-layers. These layers include 
materials with a wider bandgap and a lower bandgap, and an AlGaN/GaN heterostructure. At the 
interface between AlGaN and GaN, a two dimensional electron gas (2DEG) is created with an 
electron channel accumulation without extrinsic doping. The 2DEG formation results from both 
the spontaneous and piezoelectric effects [50], [56], [69]. The thickness and Al content of the 
AlGaN barrier layer defines the resulting polarization. It can be pointed out that a high electron 
mobility above 2000 cm2/Vs can be combined with a high carrier density within the 2DEG, thus 
resulting in excellent electrical performance. 
 
Figure 16: Cross section of a typical AlGaN/GaN HEMT structure 
One of the main issues for GaN-based heteroepitaxy is the lattice mismatch and difference in 
thermal expansion coefficients with the substrate. This generally leads to a high dislocation 
density, which may be a source of leakage current under high electric field and subsequent device 
degradation. Residual stress may be created, inducing eventually cracks. The most common 
materials used as substrates are Si, sapphire, SiC and more recently bulk GaN. In all cases, the 
epitaxial layers have rather high dislocation density (103 - 1010 cm-2 [70], [71]). Some properties 
of the substrates typically used for GaN-based epitaxy are shown in Table 5. For power 





























































































(up to 12 inches), despite a 17% lattice mismatch and a strong difference in thermal expansion 
coefficient between GaN and Si, which makes the growth challenging. Although sapphire 
substrates combine a high resistivity and low cost, the low thermal conductivity leads to a 
significant self-heating, which is not suitable for power applications. Finally, the high cost of SiC 
is prohibitive for large volume applications despite its outstanding properties. 
Emerging GaN substrates, perfectly lattice-matched, are of interest for vertical GaN architectures, 
see also Section 7. 
In order to grow crack-free and high quality GaN films by reducing the defect density, especially 
when using Si substrates, the tensile stress during the growth and cooling process needs to be 
limited. An AlN nucleation layer (NL) is typically used as an initiating layer for GaN growth. By 
using a AlN NL, the melt-back etching of Ga into Si can be avoided [72]. Besides, the AlN NL 
provides a GaN layer with a compressive strain due to the 2.5% lattice mismatch between AlN and 
GaN. This is necessary for compensating the tensile stress generated during the cooling process. 
Figure 17 shows a TEM image of the interface between the Si substrate and the AlN nucleation 
layer. Dislocations are reduced but still present across the buffer layers. 
 








Unit  nm nm W/cm.K % 
Sapphire Hexagonal 0.476 1.2982 0.25 15 
6H-SiC Hexagonal 0.30806 1.51173 4.9 3.1 
Si Cubic 0.543102  1.56 17 































































































Figure 17: TEM image of a cross section of an AlN/Si interface. Reprinted from R. Liu et al., 
"Atomic arrangement at the AlN/Si (111) interface" , Applied Physics Letters 83 , 860-862 (2003) 
https://doi.org/10.1063/1.1597749, with the permission of AIP Publishing [74]. 
 
Whatever the choice of substrate, the buffer layers are critical. The high 2DEG sheet charge density 
in GaN-based HEMTs enables significant drain current densities. Inadequate carrier confinement 
within the channel leads to soft pinch-off characteristics and high sub-threshold leakage. The 
presence of a high defect or impurity density in the buffer produces high leakage currents and poor 
device reliability. Consequently, on top of a high quality AlN NL, a proper buffer configuration 
and material quality is mandatory. 
A well-known approach is the use of a step graded AlGaN buffer, as shown in Figure 18. Several 
micrometers thick AlxGa1−xN buffer layers with various Al-content enable to further mitigate 
lattice and thermal-mismatch detrimental effects. The interest of this approach is also to improve 
the 2DEG electron confinement under high electric field, by limiting the carrier injection into the 
buffer layers, i.e. to the so-called punch-through effect. Another practical route to significantly 
increase the buffer layers’ resistivity is the introduction of intentional compensating centers. Iron 





























































































on- Si GaN devices). Finally, super-lattice (SL) buffers consisting in many periods of thin 
AlN/GaN pairs have been proved to be one of the most effective techniques both to control the 
stress and enhance the blocking voltage [75]. With thick SL buffers, a high crystal quality and 
smooth surface of top-GaN layer can be obtained resulting in superior performance as described 
further in this paper. 
 
Figure 18: Schematic cross section and TEM image of AlGaN layers with various Al content 
between the nucleation layer and the GaN layer. Reprinted from "AlGaN/GaN HFET grown on 6-
inch diameter Si(111) substrates by MOCVD", S. M. Cho et al., 
https://doi.org/10.7567/SSDM.2011.AL-7-3, licensed under CC BY [76]. 
The epitaxial heterostructure is completed with a cap layer, which is generally composed of GaN 
or SiN to reduce the oxidation of the underlying AlGaN film. It is important to note that surface 
states [57] on top of the AlGaN constitute the origin of the 2DEG, as discussed in Section 5. 
However, surface defects may also be detrimental to the device performance. Under operating 
conditions, trapping at surface defects can create a virtual gate between gate and drain terminals, 
depleting unintentionally the 2DEG and thus severely degrading the device performances and/or 
reliability. Negatively charged surface states may compensate the donor atoms, thus depleting the 
channel between the gate and the drain. A surface passivation layer, typically SiN, allows to 






























































































Figure 19: Schematic cross section showing surface state depletion effects within an AlGaN/GaN 
HEMT 
Lateral heterostructure devices are inherently normally-on, i.e. they conduct current when no gate 
voltage is applied. This raises safety concerns because in case of a malfunctioning gate driver, the 
GaN transistor is not automatically switched off and an uncontrolled current flow can damage the 
entire system. Furthermore, normally-on transistors make circuit designs more complex because a 
negative-voltage supply is required. Thus, a substantial research effort was focused on creating 
normally-off devices in recent years. 
 
6.2 Approaches for normally-off operation 
In a conventional AlGaN/GaN HEMT, the threshold voltage VTH depends on several parameters 
related to the gate metal and the heterojunction properties, as can be seen from the following 
equation [77]: 
 
𝑉𝑇𝐻(𝑥) = ɸ𝐵(𝑥) − ∆𝐸𝐶(𝑥) −
𝜎(𝑥)
𝜀0𝜀𝐴𝑙𝐺𝑎𝑁(𝑥)







𝑥 represents the Al content in the barrier layer; ɸ𝐵(𝑥) is the Schottky barrier height between the 
gate metal and the AlGaN barrier layer; ∆𝐸𝐶(𝑥) is the conduction band discontinuity at the 





























































































permittivity vacuum; 𝜀𝐴𝑙𝐺𝑎𝑁(𝑥) is the permittivity of the AlGaN layer; 𝑡 is the AlGaN thickness; 
𝑞 is the electric charge; 𝑁𝐷 is the doping. 
Thicker AlGaN barriers and higher polarization differences between AlGaN and GaN lead to more 
negative VTH as they increase ns at zero bias. From this equation, it is clear that several degrees of 
freedom exist to tune the VTH, such as changing the Schottky barrier height or the 2DEG carrier 
density related to the AlGaN barrier layer, which is dependent on the Al content and its thickness.  
Different topologies have been proposed in order to achieve normally-off GaN HEMTs: a cascode 
configuration [78]–[80] combining a Si normally-off MOSFET and a normally-on GaN HEMT, 
the use of a HEMT with fluorine implantation under the gate [81]–[83], a gate recessed MISHEMT 
(metal-insulator-semiconductor) with partial [84], [85] or complete [86] AlGaN barrier removal, 
and a p-GaN-gated [26], [87], [88] HEMT. 
6.2.1 Cascode configuration 
The cascode configuration uses a high voltage normally-on GaN HEMT connected in series with 
a low-voltage Si MOSFET in the switching circuit, as can be seen in Figure 20. The Si MOSFET 
controls the on and off-state switching of the GaN HEMT. When a positive gate voltage above the 
threshold voltage is applied to the MOSFET, the GaN HEMT gate voltage is close to zero and the 
device is turned on. As the two devices are connected in series, when a voltage is applied to the 
drain of the HEMT, the current will also flow through the MOSFET. On the other hand, when no 
gate voltage is applied to the MOSFET to turn it off, no current can flow through the channel of 
the HEMT. In addition, any increase of the drain voltage will be handled by the HEMT, thus 






























































































Figure 20: A cascode circuit showing the normally-on HEMT in series connection of a normally-
off Si -MOSFET 
Therefore, the cascode configuration enables to take advantage of the positive threshold voltage 
of the MOSFET as well as the low on-resistance of the 2DEG, together with the high breakdown 
field of the GaN HEMT in off-state conditions. However, it can be noticed that this approach limits 
the high temperature operation by the presence of the Si device. In addition, the packaging 
complexity and size are increased and parasitic inductances are introduced, and this may have an 
impact on the switching performance of the circuit. 
6.2.2 Recessed gate MISHEMT 
Another approach consists of etching the AlGaN barrier layer under the gate area followed by a 
deposition of a gate dielectric insulating layer. The AlGaN barrier layer is fully etched by plasma 
in the gate region (Figure 21). This allows for high threshold voltages, while the thick gate 






























































































Figure 21: Schematic cross section of a recessed gate GaN MISHEMT 
The choice of the dielectric is extremely important, as it will directly impact the channel mobility 
within the 2DEG [89] and the stability of the threshold voltage [90]. Also, the dielectric quality 
and surface roughness of the etched area are critical parameters and the interface charge density 
needs to be well controlled. Several mechanisms, involving the surface states and related trapping 
have been proposed to explain the possible origin of the device degradation phenomena (see 
Sections 8.2 and 8.3).  
6.2.3 The fluorine-treated HEMT 
Fluorine ions implanted into the AlGaN layer self-aligned to the gate (see Figure 22) can also 
create a normally-off behavior [91], [92]. The negative ions into the barrier change the surface 
potential, thus depleting the 2DEG. However, the VTH stability after annealing at high temperature 
and/or under high electric field is a source of concern for this approach [93], [94]. Moreover, 
previous studies have shown the relation between fluorine and current collapse [95], [96], which 
may be an issue for power switching applications [95], [97]. Other reports focused on fluorine-






























































































Figure 22: Schematic cross section of a F−doped GaN HEMT. 
 
6.2.4 P-GaN Gate 
An attractive method to achieve normally-off GaN transistors is the use of a p-doped GaN layer 
[99] under the gate area (Figure 23). The presence of the p-GaN layer lifts the band diagram to 
higher energies (Figure 24), so that the 2DEG depletion occurs even in the absence of an applied 
external bias. In order to maximize the 2DEG depletion induced by the p-GaN cap layer, the Al 
mole fraction in the barrier and the thickness of the barrier must be carefully optimized. It has been 
demonstrated that to achieve a good depletion of the 2DEG, the Al content and thickness of the 
barrier should be kept relatively low [100]. Greco et al determined the energy band diagram by 
Schrödinger-Poisson (Figure 25) of two structures with an identical barrier thicknesses (25nm) but 
different Al content (12% and 26%), by using a p-GaN layer thickness of 50 nm with an acceptor 
concentration of 3×1019cm-3. Figure 25 clearly shows that despite the presence of the p-GaN layer, 
the high Al content structure still exhibits normally-on behaviour with the conduction band below 
the Fermi level at the AlGaN/GaN interface; on the contrary, the structure with reduced Al content 
can reach normally-off operation. Similarly, the conduction band diagram of p-GaN/AlGaN/GaN 
heterojunctions with two different barrier thicknesses (10 nm and 25 nm, with a fixed Al content 
of 26 %) has been simulated. As can be noticed, the structure with a thickness of 25 nm reveals a 





























































































series of tests, a summary graph can be produced showing the normally-on and normally-off area 
with respect to the thickness and Al content of the AlGaN barrier layer (Figure 26). 
Also, a high Mg concentration in the p-GaN layer is required, which should be balanced with the 
deterioration of the crystal quality for too high Mg doping concentration. The p-GaN layer has 
shown a wide process window in terms of thickness and doping, which eases process control 
requirements. However, the low selectivity of the etching process between the p-GaN and the 
barrier layer needs to be carefully optimized in order to achieve a stable high threshold voltage 
[95]. 
 































































































Figure 24: Band diagram of an AlGaN/GaN heterostructure with a) and without b) p-GaN layer. 
Reprinted from Materials Science in Semiconductor Processing, Volume 78, G. Greco, F. 
Iucolano, F. Roccaforte, "Review of technology for normally-off HEMTs with p-GaN gate", Pages 
96-106, Copyright 2018, with permission from Elsevier (10.1016/j.mssp.2017.09.027) [95]. 
 
Figure 25: Simulated conduction band diagrams of a p-GaN/AlGaN/GaN heterostructure for two 
different Al content (12% and 26%) into the AlGaN barrier layer (left) and two different AlGaN 
barrier thickness (right). Reprinted from Materials Science in Semiconductor Processing, Volume 
78, G. Greco, F. Iucolano, F. Roccaforte, "Review of technology for normally-off HEMTs with p-































































































Figure 26: Device operation modes as a function of the Al content and the thickness of the barrier. 
Reprinted from Materials Science in Semiconductor Processing, Volume 78, G. Greco, F. 
Iucolano, F. Roccaforte, "Review of technology for normally-off HEMTs with p-GaN gate", Pages 
96-106, Copyright 2018, with permission from Elsevier [95]. 
 
The presence of a p-GaN layer above the AlGaN barrier and the GaN channel creates a p-i-n diode. 
When the device is in the on-state (i.e. with positive gate bias) this diode may gradually turn-on, 
resulting in an increase in gate current. The amount of current is strongly dependent on the 
properties of the metal/p-GaN interface. In general, most single-metal contacts to p-GaN have a 
Schottky-like nature: this is due to the wide bandgap of GaN (3.4 eV) and its large electron affinity 
(4.1 eV [101], [102]). From these numbers, it appears evident that a ohmic contact on p-GaN would 
need a work function in excess of 7 eV, and this is not the case for common single-metal contacts 
based on Pt (work function = 5.65 eV [103]), Pd (work function = 5.12 eV [103]), and Ni (work 
function = 5.15 eV [103]). As a consequence, the metal/p-GaN contacts are not ohmic in strict 
sense; their conductivity depends on the properties of the materials formed at the 
metal/semiconductor interface during deposition and annealing [104]. 
Depending on the choice of the metal, on the doping of p-GaN and on the process parameters, the 
metal/p-GaN contact can have a higher (referred to as ohmic) or lower (Schottky) leakage current. 
Ohmic contacts have been reported, see for example Refs. [88], [104], [105]. Recent reports 
indicated that by using a TIN contact [106] it is possible to significantly reduce the gate leakage 
for transistors. The use of a Schottky-like contact can significantly reduce the gate leakage; 
however, degradation phenomena related to the depletion and high electric field across p-GaN 
must be avoided, as discussed in section 9.1.2. On the other hand, a forward-biased gate diode may 
require a specific driving strategy [107], e.g. based on the used of a RC network. A ohmic contact 
can also favor hole injection and, in some cases [105], promote conductivity modulation. 
 
6.2.5 Tri-gate 
Compared to conventional planar AlGaN/GaN HEMTs, tri-gate transistors feature fins patterned 





























































































such architecture was first introduced for Si ultra-scale MOSFET in 2002 [108] to address the 
short channel effects, it was soon adopted for power devices. The first tri-gate GaN demonstration 
appeared in 2008 [109], followed by several other works which showed the several benefits of 
such architecture, such as the improved current stability, the lower subthreshold slope, and the 
reduced off-state leakage [110]–[113]. 
 
Figure 27 Schematics of (a) the tri-gate MOSHEMTs and (b) its tri-gate region (c) Dependence of 
VTH on wfin. Reprinted from Jun Ma, "Tri-gate technologies for high-performance power GaN 
devices", Thesis (EPFL), 2019, doi: 10.5075/epfl-thesis-9652 [114].The inset in (c) illustrates the 
effect of sidewall depletion in distributing the 2DEG across a fin, © 2019 IEEE. Reprinted, with 
permission, from J. Ma et al., "Impact of Fin Width on Tri-Gate GaN MOSHEMTs," in IEEE 
Transactions on Electron Devices, vol. 66, no. 9, pp. 4068-4074, Sept. 2019, doi: 
10.1109/TED.2019.2925859 [115]. 
 
The most interesting feature of the tri-gate is however its ability to modulate the device threshold 
voltage (VTH) by simply tuning the fin width (wfin) (Fig. 26 (c)). Such effect has been attributed to 
the partial AlGaN strain relaxation when patterned into fins and by the fin sidewalls depletion due 
the side gate electrode [115]–[117]. 
The dependence of the device VTH on the fin width can be used to achieve normally-off operation 
by simply designing the proper wfin by lithography, without the need for any critical etching as for 






























































































presented still negative VTH (at 1μA/mm) and degraded on-resistance due to the very small fin 
width required to achieve normally-off operation [110], [118]–[120]. Recently, a tri-gate device 
with 20 nm-wide fins in combination with a large work-function gate metal stack (Pt/Au) 
successfully showed full normally-off operation with a VTH of 0.64 V (at 1μA/mm) and a 
competitive RON of 7.4 Ω·mm [121]. To achieve such performance, however, very high-resolution 
lithographic processes are required both to define the fin width (which sets VTH) and to reduce the 
gap in-between fins (which degrades RON). Since, at the moment, the lithographic resolution in 
power devices foundries is still in the order of several hundreds of nm, it is interesting to find 
solutions to increase the minimum required wfin.  
A promising approach consists of combining the tri-gate architecture with conventional methods 
to achieve normally-off operation such as recessed gate and p-GaN cap. This allows to achieve 
large positive VTH values while keeping the benefits of the tri-gate architecture and relaxing the 
lithographic requirements. The first demonstration of such an approach appeared in 2012 [122] 
with the integration of the tri-gate architecture with AlGaN barrier recess, followed by a more 
recent work [123] in 2019 which showed promising VTH of 1.4 V (at 1μA/mm) and RON of 7.3 
Ω·mm. Besides, the tri-gate architecture can also be integrated with the pGaN cap approach, 
allowing to further increase VTH with respect to the planar case and relax the trade-off between VTH  
and the heterostructure sheet resistance [124]. Finally, the tri-gate architecture can also be 
combined with promising p-type oxides, such as NiO, which can be conformably deposited around 
the fin and help to further shift the device VTH  without the need of complex pGaN regrowth [125]. 
 
6.2.6 Commercial perspective  
At the moment, commercial GaN normally-off devices are based either on the cascode or the pGaN 
technology. Cascode devices have demonstrated high reliability, obtaining several automotive 
certifications, and present large gate swing and robustness, which is highly appreciated by circuit 
designers used to work with Si devices. On the other hand, the introduction of the Si low-voltage 
device may lead to more complex and costly packaging. In parallel, normally-off GaN devices 
with a pGaN cap structure allow to achieve normally-off operation with a good reliability and quite 
simple fabrication. However, the pGaN technology may present some limitations in terms of gate 
swing. While fluorine implantation seems to have lost steam due to long-term and high-





























































































devices and result in good performance. Thanks to current and future research efforts, it is expected 
that the technology will improve, and that the current issues regarding the GaN etched interface 
and the high-quality gate dielectric layer will be solved. Such research could strongly benefit also 
the tri-gate technology which faces similar issues regarding the sidewalls interface quality and the 
gate dielectric. Besides, the development of GaN logic (both DCLF [126]–[129] and CMOS [130]–
[132]) will require the adoption of higher-resolution lithographic lines, which would allow for a 
reduction of the minimum fin width, making the tri-gate and its combination with gate recess a 
viable future technology.   
 
6.3 Breakdown mechanisms 
Converters based on MOSFET have the ability to survive a limited exposure to voltages above the 
device rating, according to the specified avalanche energy rating. However, lateral GaN HFETs 
do not have the potential for avalanche breakdown [133], because they do not rely on a p-n junction 
for blocking voltage and may experience catastrophic dielectric breakdown when exposed to 
sufficient overvoltage [134]. This breakdown is destructive and non-recoverable.  
The main sources of leakage current and related breakdown voltage (VBR) for an AlGaN/GaN 
HEMT power transistor on Si substrate are the following (see Figure 28):  
• Punch-through effect reflecting a parasitic electron injection into the buffer. 
• Leakage current through the passivation layer and/or due to a surface related conduction.  
• Vertical breakdown, through the total buffer thickness, that can be due to a poor doping 
compensation of the buffer. 
Different approaches have been developed in order to mitigate these leakage paths and associated 
premature breakdown while avoiding trapping effects. 
 - The use of high-quality dielectric for surface passivation reduces leakage at the surface and at 
the interface with the barrier [135]. 
- Proper doping compensation into the buffer layers, generally carbon or iron doping [136]–[138] 
enables to significantly enhance the buffer resistivity and consequently avoid the carrier injection. 





























































































developed in order to reduce this phenomenon, increasing the blocking voltage. In both cases, the 
thickness of the GaN channel region must be carefully optimized with the aim of achieving a high 
electron density in the 2DEG, a good electron confinement in the channel, and low trapping effects, 
especially in the case of doping compensation [141], [142].  
 
 
Figure 28: Schematic representation of the main sources of leakage current for AlGaN/GaN 
transistors on Si 
It can be pointed out that the AlGaN/GaN transistor breakdown voltage scales linearly for small 
gate-drain distances (typically below 15 µm), while larger gate-drain distances result in a 
saturation of VBR due to the conduction into the substrate triggered by the vertical electric field. 
Extensive research is carried out to overcome the breakdown mechanisms and further push the 
limits of GaN-on- Si HEMTs. 
In addition, the crystal quality is an important factor. Considering the high material defect density 
in GaN/ Si epilayers, recent studies [143], [144] showed that the presence of defects may impact 
on the breakdown voltage. 
 
6.4 Ways to improve the breakdown voltage 
6.4.1 Field plate structures  
AlGaN/GaN devices are based on a lateral design and a high-concentration two-dimensional 
electron gas. These features lead to an inhomogeneous electric field distribution in the off-state 
with a large peak at the gate electrode edge. If not treated properly, this results in the early 
breakdown of the device and in very limited voltage-blocking capabilities [145]–[150]. To address 





























































































As shown in Figs 28 (a-d) the FP extends helps to extend the depletion region from the gate to the 
drain electrode, alleviating the electric field peak at the gate edge. Various designs of field plates 
have been developed [148], [149], [151] (Fig. 28 and Fig. 29), including the single FP, multiple 
FPs, and the slant field plate, which is the most effective but also very challenging to realize in a 
planar process. These structures are based on the precise control of the dielectric thickness, which 
sets the field plate threshold voltage and should be carefully designed. For high-voltage GaN 
devices (typically 650 V) several FP structures with increasing dielectric thickness are combined 
to smoothen the electric field profile [152]. Under this point of view, the tri-gate architecture 
provides an interesting solution for the design of the lower voltage section of the FPs since the fin 
width can be easily designed in a slanted shape by lithography to gradually increase its threshold 
voltage. This results in an optimal electric field distribution which leads to significant breakdown 
voltage improvement [112], [153]. Besides, the ability to precisely tune the field plate threshold 
voltage is of great importance for AlGaN/GaN SBDs as it enables to reduce the voltage drop on 
the Schottky contact and thus greatly improve the diode blocking performance [153]–[157]. 
 
 
Figure 29  Schematics, equivalent circuits and distributions of potential (Φ) and electric field (E) 
in lateral GaN transistors in OFF state with (a) no FPs, (b) a single FP, (c) two FPs and (d) a slant 
FP, © 2017 IEEE. Reprinted, with permission, from J. Ma and E. Matioli, "Slanted Tri-Gates for 
High-Voltage GaN Power Devices," in IEEE Electron Device Letters, vol. 38, no. 9, pp. 1305-






























































































Figure 30  Cross-sectional SEM images of (a) a single FP, (b) multiple FPs  and (c) a slant FP  in 
GaN HEMTs. Image (a) reprinted by permission from Springer Nature, Journal of the Korean 
Physical Society, "Characteristics of a field plate connected to T-shaped gate in AlGaN/GaN 
HEMTs", Cho et al., 2015 [158]. Image (b) “http://www.inrel-
npower.eu/sites/default/files/T05_Meneghesso-Reliability_PhD_Brixen_Jul_2017.pdf” [159]. 
Image (c) © 2017 IEEE. Reprinted, with permission, from J. Wong et al., "Novel Asymmetric 
Slant Field Plate Technology for High-Speed Low-Dynamic Ron E/D-mode GaN HEMTs," in 
IEEE Electron Device Letters, vol. 38, no. 1, pp. 95-98, Jan. 2017, doi: 
10.1109/LED.2016.2634528 [160]. 
 
6.4.2 Buffer optimization: Super-lattice buffer 
Unintentionally doped GaN buffer layers deliver insufficient resistivity for high voltage operation, 
due to the residual n-type conductivity of GaN, which can induce parasitic leakage paths, thus 
increasing the off-state leakage current. As previously mentioned, high resistivity can be achieved 
by doping with deep acceptor impurities (such as C atoms), to compensate the background donors. 
However, this approach can generate severe current collapse, if the buffer is not carefully 
optimized [161]–[163].  
To further improve the carrier confinement while suppressing undesirable trapping effects, the 
doping compensation can be combined with the use of an AlGaN back barrier [75] or super-lattices 
[164], [165] consisting in AlN/GaN pairs (see Figure 31). By alternating thin layers of high 



































































































Figure 31: Schematic cross section of a GaN HEMT using a super-lattice-based buffer and TEM 




Figure 32: (a) Vertical leakage curves and (b) breakdown voltage of a step-graded GaN 
Carbon doped buffer (REF) and a SL structure (black) at room temperature. Reprinted from 
"High Breakdown Voltage and Low Buffer Trapping in Superlattice GaN-on-Silicon 
Heterostructures for High Voltage Applications", A. Tajalli et al., 
https://doi.org/10.3390/ma13194271, licensed under CC BY 4.0 [75]. 
(a)
































































































































Figure 33: Current transient behavior at multiple temperatures up to 170 °C using a 1 μm 
distance TLM on (a) a step-graded buffer and (b) a super-lattice buffer. Reprinted from "High 
Breakdown Voltage and Low Buffer Trapping in Superlattice GaN-on-Silicon 
Heterostructures for High Voltage Applications", A. Tajalli et al., 
https://doi.org/10.3390/ma13194271, licensed under CC BY 4.0 [75]. 
 
A. Tajalli et al showed that the insertion of super-lattices (SL) into the buffer layers allows pushing 
the vertical breakdown voltage above 1200 V without generating additional trapping effects as 
compared to a more standard optimized step-graded AlGaN-based epi-structure using a similar 
total buffer thickness (see Figure 32). Characterization of fabricated transistors by means of back-
gating transient measurements reflect the much lower trapping effects and the advantages of the 
SL (Figure 33).  
 
6.4.3 Local substrate removal 
A limiting factor for the breakdown voltage of GaN-on- Si transistors is the poor critical electrical 
field strength of the Si substrate, together with a parasitic conduction at the buffer/substrate 
interface. In order to suppress the parasitic conduction phenomenon, local Si substrate removal 
(LSR) [166] has been shown to be very effective leading to significantly improved blocking 































































































Figure 34: Schematic cross-section of AlGaN/GaN MISHEMT including the front side process, 
the LSR technique, a thick PVD AlN and metal backside deposition. Reprinted from "GaN-on-
silicon high-electron-mobility transistor technology with ultra-low leakage up to 3000 V using 
local substrate removal and AlN ultra-wide bandgap", Ezgi Dogmus et al., Appl. Phys. Express, 
https://doi.org/10.7567/APEX.11.034102, licensed under CC BY 4.0 [27]. 
E. Dogmus et al used the following device processing, which consists in ohmic contacts formed 
directly on top of the AlGaN barrier by rapid thermal annealing. After device isolation, a metal-
insulator-semiconductor gate structure was employed by depositing Ni/Au metal stack on top of 
the in-situ SiN cap layer. Once the front-side processing was completed, the Si substrate is locally 
etched up to the AlN nucleation layer around the entire device (see Figure 34). Devices with and 
without LSR have been fabricated on the same samples, eliminating any processing or epi variation 
during the device characterization. Electrical characterization showed a slight decrease of the 
maximum current density after LSR as can be seen in Figure 35 due to self-heating effects [35]. 
Further improvement of the heat dissipation would be required to avoid the decrease of the current 
density. On the other hand, a drastic enhancement of the blocking voltage is achieved by locally 






























































































Figure 35: (a) Transfer and (b) output characteristics of GaN-based MISHEMTs with and without 
LSR/backside AlN and Cu. Reprinted from "GaN-on-silicon high-electron-mobility transistor 
technology with ultra-low leakage up to 3000 V using local substrate removal and AlN ultra-wide 
bandgap", Ezgi Dogmus et al., Appl. Phys. Express, https://doi.org/10.7567/APEX.11.034102, 
licensed under CC BY 4.0 [27]. 
 
Figure 36: (left) Evolution of LGD-dependent device VBR and specific on-resistance (inset) of 
AlGaN/GaN HEMTs with and without LSR by defining the blocking voltage at ID =1µA/mm, and 
(right) off-state leakage current characteristics of AlGaN/GaN MISHEMTs with and without LSR. 
Reprinted from "GaN-on-silicon high-electron-mobility transistor technology with ultra-low 
leakage up to 3000 V using local substrate removal and AlN ultra-wide bandgap", Ezgi Dogmus 






























































































Furthermore, the effects of Si removal were investigated by Raman thermometry [167], [168], 
which revealed a worsening of the thermal performance. A significant improvement of the thermal 
dissipation is obtained after the AlN and copper deposition. 
 
 
6.5 Future perspectives 
As the AlGaN/GaN power technology is reaching its maturity and increasing its market share, the 
research on this topic is likely to follow two parallel paths. On one hand, there will be a growing 
interest on the aspects directly related to the realization of a successful commercial product such 
as trapping, reliability, stability, packaging, and circuit operation. On the other hand, researchers 
will continue to come up with novel device structures and designs to improve performance and 
take full advantage of the GaN material properties for future generations of high efficiency devices. 
Under this point of view, a few recent promising directions are presented below which are rapidly 
growing and offer a significant advance in device performance.   
 
6.5.1 AlGaN channel HEMTs 
Ultra-wide band gap materials such as AlN (6.2 eV) and related Al-rich AlGaN channel could 
allow for further improvement, especially in terms of voltage and temperature operations. This is 
primarily due to their much higher critical electric field resulting from a wider bandgap (see Figure 
3). In addition, the use of an AlN back barrier would enable to both increase the electron 
confinement in the transistor channel and enhance the thermal dissipation. It has already been 
demonstrated that for extremely high temperature electronics, the properties of Al-rich transistors 
[169]–[171] are showing favorable comparisons to conventional wide bandgap materials. Despite 
the difficulty to achieve very high voltage operations due to the material quality and the ability to 
implement high Al content above 50%, some recent attempts showed the premise of voltage 































































































Figure 37: Schematic cross section and typical transfer characteristic at VDS = 4V of an Al-
rich AlN/AlGaN/AlN HEMTs, © 2020 IEEE. Reprinted, with permission, from I. Abid et 
al., "Remarkable Breakdown Voltage on AlN/AlGaN/AlN double heterostructure," 2020 
32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2020, 




Figure 38: Three-terminal breakdown voltage of AlN/AlGaN/AlN with LGD=5 µm 
(GD5) (left) and LGD=40 µm GD40 (right), © 2020 IEEE. Reprinted, with permission, 
from R. Ghandi et al., "4.5kV SiC Charge-Balanced MOSFETs with Ultra-Low On-
Resistance," 2020 32nd International Symposium on Power Semiconductor Devices and 
ICs (ISPSD), 2020, pp. 126-129, doi: 10.1109/ISPSD46842.2020.9170171 [172]. 
 
 
Abid et al. used an AlN barrier on top of an Al50Ga50N channel grown on an AlN/sapphire template 





























































































a rather limited electron mobility of 145 cm²/V.s. Low leakage current is obtained without the use 
of any field plates, confirming that tunneling mechanisms are not present in Al-rich transistors. In 
general, Al-rich transistors are less prone to gate leakage than AlGaN/GaN HEMTs. Despite the 
rather high defect density, a blocking voltage above of 4000 V with an off-state leakage current 
below 0.1 µA/mm is achieved for AlGaN-based channel HEMTs (Figure 38). It can be noticed 
that low gate-drain distance of 5 µm yields a breakdown field of 3.5 MV/cm, which is well-beyond 
that of SiC and GaN devices. Furthermore, these transistors show a very stable behavior as a 
function of temperature, with no threshold voltage variation and low off-state leakage increase up 
to 200°C.  
 
 
Figure 39: Transfer characteristics (left) and output characteristics (right) of AlN/AlGaN/AlN 
HEMTs using regrown ohmic contacts and partially etched barrier, Reprinted from "AlGaN 
Channel High Electron Mobility Transistors with Regrown Ohmic Contacts",  
https://doi.org/10.3390/electronics10060635, I. Abid et al., licensed under CC BY 4.0 [173]. 
One of the major challenges limiting the research progress of Al-rich AlGaN transistors is the 
optimization of ohmic contacts. High resistance of the source and drain electrodes, and the possible 
Schottky-like behavior, lead to a reduced current density. Low resistance ohmic contacts are 
fundamental performance enablers in wide bandgap HEMTs. Several approaches [174]–[177] are 
under development to mitigate this issue, namely based on tuning the heterostructure and/or the 
subsequent annealing. For instance, regrown ohmic contacts using a SiO2 mask can be applied. 
The reduction of the contact resistances has been verified at the transistor level. Output 
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characteristics of transistors with regrown non-alloyed contacts showed a significant current 
density increase above 100 mA/mm as compared to identical devices with partially etched barrier 
and annealed contacts (see Figure 39). This is clearly resulting from the drastic drop of the contact 
resistances. In spite of these obstacles, preliminary results show that contact resistivity will 
improve over time and that advanced approaches such as the etch and regrowth processes will 
ensure successful achievement at even higher Al-composition. 
 
6.5.2 Multi-channel devices  
 
Figure 40: (a) Three-dimensional schematics of the multi-channel power device, featuring 
multiple parallel channels, controlled 3-dimensionally by a tri-gate electrode. (b) FIB cross-
section and schematics of the multi-channel nanowires covered by the tri-gate structure along 
the AB line in figure (a). The scale bar is 100 nm. (c) Top SEM image of the tri-gate area which 
includes, starting from the source side, an e-mode region achieved by 15 nm-wide nanowires, 
and a slanted region terminated on 100 nm-wide d-mode nanowires for optimal electric field 
management. Reprinted by permission from: Springer Nature, Nature electronics, "Multi-
channel nanowire devices for efficient power conversion", L. Nela et al., Copyright 2021 [178]. 
Despite the recent progress, the performance of AlGaN/GaN devices is still far from the theoretical 
limit predicted for the GaN materials [179]. A direct way to improve the device’s performance is 




















































































































Yet, achieving a large ns leads to major challenges for the heterostructure and device design. First, 
a large ns severely impacts the mobility (μ) due to the increased electron-to-electron scattering,  
limiting the reduction of the heterostructure Rsh. Secondly, a large ns leads to a difficult control of 
the channel, which results in negative VTH and degrades the device voltage blocking capability. 
A promising approach to address these challenges is represented by the use of a multi-channel 
heterostructure, in which several barrier/channel layers are stacked to achieve multiple 2DEGs 
[180]–[183] (Figure 40 (a)). This allows to distribute a large ns in several parallel channels thus 
overcoming the trade-off between ns and μ and considerably increasing the heterostructure 
conductivity. On the other hand, the multi-channel heterostructure can be combined with a tri-gate 
architecture which allows to gain excellent control over all of the embedded channels and manage 
the large off-state electric field (Figure 40).  
While multi-channel devices have first been proposed for RF applications [184]–[187], there has 
been a growing interest in their use in power electronics applications. However, power devices 
present very specific requirements such as normally-off operation, large blocking voltage 
capabilities and good stability during switching operation, which need to be separately addressed 
and solved. The first power multi-channel power HEMT was reported in 2018 [188], followed by 
the demonstration of a high-voltage multi-channel SBD [189]. While these early works showed 
the concept of multi-channel power devices, their performance improvement was still quite limited 
 
Figure 41  (a) RON vs VTH benchmark for the multi-channel device against state-of-the-art power 
devices. VTH has been defined at 1 μA/mm. (b) RON,SP vs VBR benchmark for normally-off and 
D-mode Multi-channel devices with respect to state-of-the-art GaN-on- Silicon  (MOS)HEMTs.  
Reprinted by permission from: Springer Nature, Nature electronics, "Multi-channel nanowire 
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due to the relatively high sheet resistance (~ 240 Ω/sq) of the multi-channel heterostructure 
employed. More recent works [178], [190], [191], however, showed the full potential of the multi-
channel technology for power devices. By employing a highly conducting multi-channel 
heterostructure (Rsh of 83 Ω/sq) in combination with a carefully designed slanted tri-gate structure, 
multi-channel power devices showing normally-off operation with VTH of 0.85 V (at 1 μA/mm), 
on-resistance of 3.2 Ω·mm and breakdown voltage of 1300 V (at 1 μA/mm) were demonstrated 
[178]. Such performance considerably surpasses the state-of-the-art of conventional single-
channel devices and opens new perspectives for GaN power devices (Figure 41). Besides, multi-
channel devices passivated by low-pressure chemical vapor deposition (LPCVD) Si3N4 presented 
reduced current collapse up to high voltage stress and excellent VTH stability both during switching 
and high-temperature operation, showing the potential of such technology [192]. Further research 
on this topic will likely concentrate on the optimization of the multi-channel heterostructure and 
on additional methods to achieve large positive VTH. 
6.5.3 Super Junctions  
 
Figure 42 Schematic of the cross-section of a conventional power MOSFET (a) and a super 
junction device (b) with the corresponding electric field distribution under off-state conditions. 






























































































Super Junction (SJ) devices have revolutionized silicon power devices leading to unprecedented 
performance well beyond the one-dimensional material limit [194], [195]. It is thus likely that 
eventually power devices based on other semiconductor material will embrace this technology too. 
In particular, the demonstration of SJs realized with wide bandgap (WBG) semiconductors would 
result in a major further improvement for power devices performance [196]–[198]. 
The realization of conventional vertical SJ (Figure 42) in GaN is however not straightforward due 
to difficult technological challenges, among which the inefficient Mg-based p-doping of GaN is 
one of the most relevant. On the one side, the reduced Mg activation ratio results in relatively low 
doping concentrations, which, combined with the difficult control of the exact doping level, make 
charge-matching extremely challenging. On the other side, the absence of efficient implantation 
doping and high-quality p-GaN regrowth, hinder the realization of the typical vertical SJ pillars. 
These challenges make the demonstration of vertical GaN SJ devices still out of reach and, until 
more efficient p-GaN doping is achieved, it is unlikely that this technology could progress 
significantly. 
Yet, alternative solutions to realize SJ devices have been proposed in AlGaN/GaN lateral 
architectures. In these structures, it is possible to obtain a two-dimensional electron and hole gas 
(2DEG and 2DHG) of equal concentration thanks to the presence of matching polarization charges. 
Such devices are typically referred to as polarization super junctions (PSJs) (Figure 43) and can 
result in similar behavior to conventional, doping-based SJs, thus yielding much-improved off-
effect transistors", Wiley & Sons, Copyright 2017 WILEY-VCH Verlag GmbH & Co. KGaA, 
Weinheim [193]. 
 
Figure 43 Schematic illustration of a PSJ structure. Reprinted from: H. Kawai et al., "Low cost 
high voltage GaN polarization superjunction field effect transistors", Wiley & Sons, Copyright 





























































































state performance. While these devices were first proposed in 2008 [199]–[201], technical 
challenges in achieving a good match between the 2DEG and 2DHG concentrations have slowed 
the development of this technology. After some years, the research on this subject has regained a 
strong interest and several works have recently appeared on this topic [193], [202]–[204], 
providing further insight on the devices working principle and showing its potential. Fast 
development of this field in the next years is thus expected, which could result in a new generation 
of GaN super-junction devices. 
 
6.5.4 N-polar GaN HEMTs 
 
In most cases, III-nitride devices are manufactured along the Ga-polar (0001) orientation, as 
extensively discussed in Section 3. Significant research efforts are underway to develop devices 
with inverted polarity: N-polar HEMTs (000-1) can have several advantages, compared to the Ga-
polar counterparts, due to the fact that the 2DEG is induced above (instead of below) the AlGaN 
barrier layer [205], [206], with a stack including a GaN-channel, an AlGaN barrier and a GaN 
buffer. 
As discussed in Ref. [205], the advantages of N-polar devices include: a) a strong back-barrier 
(created by the AlGaN layer), that can minimize short-channel effects [207]; b) a low-resistivity 
ohmic contact, thanks to the fact that the 2DEG is contacted through the channel layer, having a 
narrower bandgap and lower surface barrier to electrons [208], [209]; c) improved scalability, 
thanks to the fact that in N-polar devices the electron wavefunction spread reduces the gate-channel 
distance. This is contrary to Ga-polar transistors, where the wavefunction extension increases the 
effective gate-channel distance [210]. 
Recent reports [206], [211] demonstrated that N-polar devices (typically investigated for mm-
wave operation) can be of interest also for power switching applications. Lateral [206] and vertical 
[211] device architectures have been evaluated, and breakdown voltages in excess of 2000 V were 






























































































7 Vertical GaN device structures  
7.1 Why Vertical GaN? 
The most common GaN-based power devices available presently are GaN HEMTs, which have 
been discussed in detail in the previous sections. GaN HEMTs rated for 650 V/900 V breakdown 
voltage (BV) and maximum output DC current (IDS) as high as 150 A are available commercially 
[212]–[214] for a broad spectrum of applications, such as on-board battery chargers, high-
efficiency and high-density power converters, solar panel inverters, among many others.  
However, the lateral topology of HEMTs presents some pertinent limitations related to reliability 
and breakdown voltage scaling, which hinder the usability of these devices for high voltage 
applications requiring breakdown voltages above 700 V, for example in electric and hybrid electric 
vehicles (EVs and HEVs), photovoltaic (PV) inverters, wind turbines, traction systems for trains, 
to name a few. 
Most of the limitations associated with GaN HEMTs arise from the lateral electron flow between 
the source and drain terminals, very close to the device surface. The density of electrons in the 
channel is sensitive to the presence of surface traps, that may degrade the electrical performance 
[215]–[217] of the transistors. This leads to issues like current collapse and dynamic degradation 
of the on resistance, which are more severe with increasing the BV rating of the device (see 
Sections 8.2 and 9). In addition, the lateral nature of the transport results in a very inhomogeneous 
distribution of the electric field in the device, peaking in specific regions (e.g. the edge of the gate, 
or of the field plate, on the drain side). This may enhance electron trapping at surface states, and 
may lead to premature breakdown of the semiconductor and of dielectrics. This ultimately 
degrades the forward and reverse performance of the device [217], [218], and limits its full voltage 
blocking potential. For traditional GaN HEMTs, the BV is dictated by the gate to drain spacing 
(provided this value is smaller than the drain-to-substrate BV) and thus larger breakdown voltages 
require larger device sizes, which also increases the device cost. Another major concern is that 
GaN HEMTs are in general normally-on devices: this is not desirable for power electronics 
applications from a safety perspective and for simplicity of the gate drivers, which are currently 
designed for normally-off devices. As discussed in Section 6.2, Several methods to achieve 
normally-OFF operation have been developed including cascode [219]–[221] configuration (based 





























































































gate region, recessing the barrier layer [84] in the gate region, by applying tri-gate structures [111], 
[112], [121], [122], [190] to the gate region, among others. However, in many cases and even for 
commercial devices, the threshold voltage (Vth) that can be achieved is only around 1-2 V, which 
may not be ideal for fail-safe operation. Finally, GaN HEMTs do not present avalanche capability, 
which can prevent device failure under short term over-voltage conditions. Thus, for a GaN HEMT 
to qualify for a certain BV rating, the device has to be overdesigned to sustain a much higher BV, 
which increases the device size and cost. 
Vertical GaN power devices are different from their lateral counterparts as the current flows 
vertically, i.e., parallel to the growth direction of the epitaxial GaN layers. The vast majority of 
the Si and SiC power devices available commercially are based on this design philosophy and are 
capable of delivering high ON-state currents (> 7000 A) and high BVs (> 8000 V) [222].  For 
GaN, the vertical topology offers distinct advantages over lateral power HEMTs. The BV can be 
increased by increasing the thickness of the voltage blocking layer, generally formed by an un-
intentionally or low doped GaN layer (also referred to as the drift layer or i-GaN layer), 
independent of the size of the device. The RON in PiN diodes increases only slightly [223] with 
increasing the thickness of the drift layer as a result of extrinsic phenomena like conductivity 
modulation [224], [225]. Vertical devices are also not affected by surface traps as in GaN HEMTs, 
and the electric field peaks well inside the GaN layers, away from the surface, thus improving the 
device breakdown voltage and reliability. In addition, vertical MOSFETs can provide high positive 
Vth of 5-15 V, which is well suited for higher power applications like in automobiles. Another 
major advantage is the existence of avalanche breakdown [226]–[228] for GaN vertical power 
devices. This greatly improves the reliability, and eliminates the need to overdesign the device. 
 
7.2 Choice of substrate: 
The ideal solution for obtaining high quality GaN epitaxial layers is by homo-epitaxy i.e., GaN 
layers grown on bulk GaN substrates. These substrates are mainly produced by hydride vapor-
phase epitaxy (HVPE), although several other methods like Na-flux or ammonothermal growth 
are currently being investigated [229]–[234]. The major advantages of growing GaN by 
homoepitaxy are their low dislocation density of 104 -106 /cm2 and the inherently matched lattice 





























































































suitable for achieving high-voltage (~ 5000 V) [235], [236] vertical power devices can be easily 
grown on these substrates. The downside is that these substrates are very expensive, at about 50 
$/cm2, and mostly available in small 2-inch wafer diameters [237]; strategies for larger size 
substrates are currently under investigation [229], [238] []. This hinders the widespread 
commercialization of devices grown on bulk GaN. The bulk GaN market is also highly 
concentrated, as three companies based out of Japan hold about 85% stake in the bulk GaN market 
[239]. Currently, these expensive substrates are being used only for special applications, like laser 
diodes and high-brightness LEDs [239], for which low dislocation densities are essential. Hence, 
in order to take advantage of the material benefits offered by GaN materials for power device 
applications, further improvements in wafer size and reduction in cost are highly desirable. 
However, over the past decade, improvements in wafer size have been relatively slow, which is a 
critical aspect for reducing the production cost per device. A strategy to tackle this issue would be 
by hetero-epitaxy i.e., GaN layers grown on foreign substrates like Si, SiC and sapphire, which are 
cheaper than bulk GaN and are available up to 12-inch diameters [240], [241]. However, these 
substrates are both lattice and CTE mismatched to GaN, as shown in Table 6. This results in a high 
defect density in the GaN crystalline structure as a result of the stress built up during growth. 
Growth of thick layers of GaN (> 7µm) on 6-inch Si substrates also results in significant wafer 
bowing and cracking [237], [242], [243]. Thus, further improvements in the dislocation density 
and investigation of stress-relaxation buffer layers for the growth of thick GaN layers on these 
substrates are essential. 
 
Parameter GaN-on-Si GaN-on-SiC GaN-on-Sapphire GaN-on-GaN 
Defect density ~ 109 /cm2 ~ 5×108 /cm2 ~ 109 /cm2 ~ 104-106 /cm2 
Lattice mismatch % 17 3.5 16 0 
CTE mismatch % 54 25 34 0 
Table 6. Comparison of material properties of GaN grown on various substrates [244] 
        
The majority of the reported GaN vertical power devices are based on bulk GaN substrates as a 
result of their low dislocation density, which provide a fair representation of the superior material 





























































































higher than Si or SiC, these devices have been shown to pass reverse leakage tests, high 
temperature reverse bias (HTRB), high temperature operating life (HTOL), temperature humidity 
bias (THB), temperature cycling (TC) and inductive avalanche ruggedness stress tests [245], which 
is of paramount importance from the point of view of commercialization of these devices in the 
future. This section aims to summarize the research development on vertical GaN devices, 
providing an extensive review encompassing the fabrication and performance of various vertical 
devices reported till today. The development of vertical devices on sapphire and bulk GaN will be 
first presented followed by the recent development of GaN-on-Si vertical devices. 
 
7.3 Vertical device architectures: 
7.3.1 Development of vertical devices on sapphire and bulk GaN 
7.3.1.1 PiN diodes: 
P-i-N junctions are ubiquitous structures that compose many electronic devices. In wide-band-gap 
semiconductors however, the large turn-on voltage and high reverse recovery times of such diodes 
due to the large band gap hinders their applications in efficient power electronics. Even though 
Schottky diodes are preferable in power applications, due to their low turn-on voltage and reverse 
recovery time during switching transients, PN junctions are also an integral part of a number of 
modern vertical power devices, including IGBTs, junction barrier Schottky (JBS) diodes, merged 
p-i-n Schottky diodes, junction termination extensions (JTEs), etc. and thus merits a 
comprehensive study. Furthermore, the well-known and simple physics of p-n junctions is helpful 
in elucidating various material parameters, such as critical electric field (Ec), doping density, 
impact ionization coefficients, generation-recombination rates, mobility of electron and holes, 
temperature related effects, etc. [246] These properties are of utmost importance for the design 































































































Figure 44 (a) Schematic cross sections of the GaN p-n junction diodes with SiNx passivation and 
the FP structure, © 2011 IEEE. Reprinted, with permission, from Y. Hatakeyama ety al., "Over 
3.0 GW/cm2 Figure-of-Merit GaN p-n Junction Diodes on Free-Standing GaN Substrates," in 
IEEE Electron Device Letters, vol. 32, no. 12, pp. 1674-1676, Dec. 2011, doi: 
10.1109/LED.2011.2167125 [247]. (b) Schematic cross sections of the GaN p-n junction diodes 
with the triple drift layers and the FP structure, © 2015 IEEE. Reprinted, with permission, from 
H. Ohta et al., "Vertical GaN p-n Junction Diodes With High Breakdown Voltages Over 4 kV," in 
IEEE Electron Device Letters, vol. 36, no. 11, pp. 1180-1182, Nov. 2015, doi: 
10.1109/LED.2015.2478907 [236].  
 
The first report on GaN power p-i-n diodes on sapphire substrates date back to 2000 [248], [249] 
and the first GaN p-i-n diodes on bulk GaN substrates were reported in 2005 [250]. However, 
high-voltage p-i-n diodes with BV > 1 kV were reported only in 2011 [251]. Rapid developments 
in the growth and fabrication of p-i-n diodes ensued, mainly by startups like Avogy Inc. and 
researchers from institutions like Cornell University, Hosei University, Toyoda Gosei, etc [246], 
[252]–[255]. The schematic of a p-i-n diode with BV of 1100 V [247] as reported by Hosei 
university is shown in Figure 44 (a).  A mesa termination with SiO2 passivation and a field plate 
structure were employed to improve the BV from ~ 450 V to 1100 V along with a small Ron,sp 
(given by RON × Active area of the device) of 0.4 mΩcm2, thus achieving an excellent Baliga’s 
figure of merit (BFOM = 
𝐵𝑉2
𝑅𝑜𝑛,𝑠𝑝
) > 3.0 GW/cm2.  Subsequently, a low-damage field plate process 
involving the use of a bilayer spin-on-glass (SOG)/ sputtered SiO2 as the field plate dielectric along 
with a drift layer thickness of 20 µm were developed to achieve the first demonstration of GaN p-
i-n diodes with very high BV of over 3 kV [253]. The SOG protected the p-GaN anode contact 
area from damages related to the SiO2 sputtering process. A low Ron,sp  of 0.9 mΩcm2 along with 






























































































layer to improve the distribution of the electric field was proposed in 2015 (Figure 44 (b)). The 
drift layer forming the p-n junction was doped to low 1015 /cm3 to create a near-flat electric field 
profile and thus reduce the electric field. Subsequent drift layers were moderately doped to reduce 
the Ron,sp to 1.7 mΩcm2, while still presenting a high BV of 4.7 kV. In 2018, a novel p-i-n diode 
with a guard-ring termination [235] was presented which resulted in lower leakage current and an 




Figure 45 (a) Forward I-V characteristics of SBDs and PiN diodes, © 2013 IEEE. Reprinted, with 
permission, from D. Disney et al., "Vertical power diodes in bulk GaN," 2013 25th International 
Symposium on Power Semiconductor Devices & IC's (ISPSD), 2013, pp. 59-62, doi: 
10.1109/ISPSD.2013.6694455 [256]. (b) Reverse I-V characteristics of the PiN diodes as a 
function of temperature with BV demonstrating positive temperature coefficient indicative of 
avalanche breakdown, © 2013 IEEE. Reprinted, with permission, from T. Hirao et al., "Low 
reverse recovery charge 30-V power MOSFETs for DC-DC converters," 2013 25th International 
Symposium on Power Semiconductor Devices & IC's (ISPSD), 2013, pp. 221-224, doi: 
10.1109/ISPSD.2013.6694456 [245]. 
 
Avogy Inc. first reported on the avalanche capability in p-i-n diodes with BV of 2.6 kV and 3.7 
kV [246], [252] (Figure 45). The device structure is as shown in Figure 46 (a). An ion-
implantation-based proprietary edge termination was employed for better redistribution of electric 
field peaks to realize breakdown voltages approaching 85% of that in theoretical parallel-plane 
junction breakdown, and also to achieve avalanche capability. The role of substrate orientation on 
the reverse leakage current and reliability of the devices revealed that a slight miscut angle of 
several tenths of a degree is very beneficial. This results in the elimination of hillocks on the 
surface of the as-grown GaN layers and reveals a surface with a smooth morphology which is 
essential for achieving reliable devices with low reverse leakage currents [246] (Figure 46 (b)). 





























































































defect density of 104-106 /cm2, GaN vertical devices could be adopted for fast commercialization 
[245]. Avogy p-i-n diodes also fared extremely well against Si fast diodes when used in power 
converter topologies, like the hard-switched boost circuit with little or no ringing as well as no 
reverse recovery loss as compared to the Si fast diodes [257], [258]. They also demonstrated large 
area 16 mm2 PiN diodes with current capability of 400 A in pulsed operation [259]. These diodes 





Figure 46 (a) Schematic of a vertical GaN p-n diode with ion-implanted edge termination, © 2014 
IEEE. Reprinted, with permission, from I. C. Kizilyalli et al., "Vertical Power p-n Diodes Based 
on Bulk GaN," in IEEE Transactions on Electron Devices, vol. 62, no. 2, pp. 414-422, Feb. 2015, 
doi: 10.1109/TED.2014.2360861 [246]. (b) Nomarski image of surface morphology observed on 
devices grown on GaN substrates. The image on the left demonstrates hillocks formed on the GaN 
surface in growth on low miscut angle substrates. Devices fabricated using substrate B will 
consistently have lower reverse leakage currents compared to those on substrate A. Reprinted from 
Microelectronics Reliability, Volume 55, Isik C. Kizilyalli et al., "Reliability studies of vertical 
GaN devices based on bulk GaN substrates", Pages No. 1654-1661, Copyright 2015, with 
permission from Elsevier [245]. 
 
Cornell University demonstrated the growth of high-quality GaN layers by metal organic chemical 
vapor deposition (MOCVD) resulting in a Shockley-Read-Hall (SRH) lifetime of 12 ns. As a 
consequence, their p-i-n diodes exhibited ultra-low Ron,sp of 0.12 mΩcm2 coupled with a high BV 
of 1.4 kV, thus resulting in a BFOM of 16.5 GW/cm2 [260]. GaN p-i-n diodes incorporating a 
bevel termination and a long field plate were also presented in 2015 with an improvement in BV 





























































































circumvent the issues faced during p-GaN growth by MOCVD, like the Mg memory effect and 
the hydrogen passivation of Mg dopants in p-GaN, high BV GaN p-i-n diodes with molecular 
beam epitaxy (MBE) grown p-GaN were also reported [262], [263].  This study also provides an 
alternative strategy for p-GaN regrowth by MOCVD, which could result in impurity incorporation 
at the growth interface and issues arising from non-planar growth, like high leakage currents [254], 




Figure 47 (a) SIMS profile of the regrown p-n junction showing high levels of Si and O atoms at 
the regrowth interface. Reprinted from K. Fu et al., "Investigation of GaN-on-GaN vertical p-n 
diode with regrown p-GaN by metalorganic chemical vapor deposition", Applied Physics Letters 
113, 233502 (2018), https://doi.org/10.1063/1.5052479, with the permission of AIP Publishing. 
[254]. (b) Schematic cross-section of GaN-on-GaN p-n diodes with hydrogen plasma based edge 
termination, © 2018 IEEE. Reprinted, with permission, from H. Fu et al., "High Performance 
Vertical GaN-on-GaN p-n Power Diodes With Hydrogen-Plasma-Based Edge Termination," in 
IEEE Electron Device Letters, vol. 39, no. 7, pp. 1018-1021, July 2018, doi: 
10.1109/LED.2018.2837625 [265]. 
 
Arizona State University reported on the beneficial effects of growing a thick buffer layer of about 
1 µm on the bulk GaN substrate prior to subsequent growth [266].  They also investigated in details 
the regrowth of p-GaN layers on etched GaN surfaces [254], [267]. Regrowth of p-GaN is an 
important topic, especially since ion implantation schemes for the realization of JTE (junction 
termination extension) structures similar to Si and SiC carbide vertical power devices are very 
complicated in GaN and still not available. The study revealed that the regrowth process could 





























































































atoms at the growth interface (Figure 47(a)). In a subsequent work [267], the reason for this high 
impurity atom concentration was shown to be from the defective etching process, and a low power 
etching coupled with UV-ozone/acid treatment of the etched surface prior to the p-GaN regrowth 
was presented as a remedy to this issue. A novel edge termination scheme was also introduced by 
passivating the p-GaN around the anode region by hydrogen plasma [265], to obtain significant 
gains in the BV (Figure 47 (b)).  
 
(a) (b)  
Figure 48(a) Schematic of the heterostructure used for the epitaxial liftoff devices clearly showing 
the i-InGaN release layer, © 2018 IEEE. Reprinted, with permission, from J. Wang et al., "High-
Voltage Vertical GaN p-n Diodes by Epitaxial Liftoff From Bulk GaN Substrates," in IEEE 
Electron Device Letters, vol. 39, no. 11, pp. 1716-1719, Nov. 2018, doi: 
10.1109/LED.2018.2868560 [268]. (b) Schematic cross-section of GaN-on-GaN p-n diodes with 
nitrogen implanted edge termination Reprinted from J. Wang et al.,"High voltage, high current 
GaN-on-GaN p-n diodes with partially compensated edge termination", Applied Physics Letters 
113, 023502 (2018) https://doi.org/10.1063/1.5035267, with the permission of AIP Publishing 
[269]. 
 
Besides these developments, several other groups demonstrated important advances in the growth, 
termination and improvements to the on-state electrical performance. University of Notre Dame  
and Sandia National Laboratory demonstrated the use of nitrogen implantation to form edge 
termination for p-i-n diodes [269], [270] ( Figure 48(b)).  Devices with ultra-low Ron,sp of 0.15 
mΩcm2 and BV of 1.68 kV corresponding to Baliga’s figure of merit of 18.8 GW/cm2 were 





























































































for GaN p-i-n diodes by researchers from Kyoto University [228]. The study set forth important 
design instructions, particularly the angle of the bevel, the thickness and the doping of the GaN 
layers, etc.  
Bulk GaN substrates are typically around 350-400 µm thick and serve the purpose of providing a 
lattice and CTE matched template for epitaxial growth of GaN layers. However, after the growth 
of the low defective GaN layers, the bulk GaN substrate could be effectively removed and reused. 
This concept was demonstrated by introducing a thin i-InGaN layer between the bulk GaN 
substrate and a p-i-n heterostructure [268] (Figure 48(a)). This i-InGaN layer can be photo-
electrochemically etched resulting in an epitaxial liftoff from the bulk GaN substrate. The epitaxial 
layers can then be bonded to a high thermal conductivity material and processed further. The bulk 
GaN substrate can then be reused many times for growing new epitaxial layers by a similar process. 
The p-i-n diodes fabricated by using this method demonstrated an excellent Ron,sp  of 0.2-0.5 
mΩcm2 and a BV of 1300 V similar to a control device fabricated without epitaxial lift off, thus 
confirming no degradation in the performance as a result of this special fabrication process.  
These results revealed the excellent progress made for GaN PiN diodes providing important 
insights into the material properties like critical electric field, reliability, avalanche capability, etc. 
Si and SiC devices normally employ junction termination extension structures formed by selective 
p/n- type doping by ion implantation to achieve reliable devices. Due to the difficulties involved 
in achieving selective doping in GaN, several other methods based on N2/H2 plasma treatment, 
field plate deposition and ion implantation schemes to form resistive regions around the anode 
were employed to obtain high BV devices. 
 
7.3.1.2 Schottky Barrier Diodes (SBDs): 
Unlike PiN diodes, SBDs are unipolar devices, which find applications in power converters by 
virtue of their low turn-on voltage as well as absence of reverse recovery charge. Due to the 
absence of a p-type layer, and thus conductivity modulation, SBDs normally have a higher RON 
compared to PiN diodes [271]. The reverse leakage current is also higher as the reverse voltage is 
held by the depletion at the metal-semiconductor Schottky barrier.  Vertical GaN SBDs on sapphire 
substrates were first reported in 2000 with a BV as high as 550 V [272], [273]. In 2001, vertical 
GaN SBDs on bulk GaN substrate were demonstrated by incorporating a Mg+-ion implanted p-





























































































a BV of 700 V. The first high voltage SBDs on bulk GaN substrates, presenting BV > 1 kV were 
only demonstrated in 2010 by Sumitomo electric industries [274].  The growth was optimized 
leading to an excellent electron mobility of 930 cm2/Vs in the undoped GaN layer resulting in an 
ultra-low Ron,sp of 0.71 mΩcm2. A field plate termination was employed to obtain an excellent BV 
of 1100 V using just a 5 µm-thick undoped GaN as the voltage blocking layer, leading to a BFOM 
of 1.7 GW/cm2 (Figure 49(a)). Large-area SBDs with 1.1 × 1.1 mm2 Schottky electrode area 
provided a forward current of 6 A at 1.46 V and a Ron,sp of 0.84 mΩcm2 while still exhibiting a 
high BV of 600 V. This revealed the potential for scaling up these devices for commercial 
applications. The switching characteristics of these large area diodes compared against Si fast 
recovery diodes (FRDs) and SiC SBDs, which revealed the smallest reverse recovery time, reverse 
recovery charge and losses for GaN SBDs [275] (Figure 49(b)). Their study also confirmed stable 
forward and reverse aging characteristics for 1000 hours. Further advances in the material quality 
of the bulk GaN substrates and optimizations in the MOCVD growth of GaN epitaxial layers led 
to improvement in the electrical characteristics of SBDs, with forward currents of 50 A at 2.05 V 
while sustaining a high enough BV of 790 V, as reported by Toyoda Gosei [276]. The 3 × 3 mm2 
SBDs included a mesa termination with a field plate to improve the BV, while an excellent electron 
mobility of 1200 cm2/Vs for the undoped GaN layer provided a low differential ON-resistance of 




Figure 49: (a) Schematic cross section of the vertical GaN SBD. (b) Reverse recovery 
characteristics of GaN SBD, SiC SBD, and Si FRD at IF of 5A, a reverse voltage of 380V, and 
dI/dt=3.4kA/sec., © 2014 IEEE. Reprinted, with permission, from M. Ueno et al., "Fast recovery 





























































































2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD), 
2014, pp. 309-312, doi: 10.1109/ISPSD.2014.6856038 [275]. 
 
From 2015-2020, significant progress was made in improving the quality of the epitaxial GaN 
layers and termination methods for SBDs. Cao et al., from HRL laboratories demonstrated an SBD 
with graded AlGaN cap layer on top of the voltage blocking drift layer (i-GaN) [277] as shown in 
Figure 50. 
 
(a) (b)  
Figure 50 (a) Schematic cross section of the control vertical GaN SBD and (b) the SBD with the 
graded AlGaN cap layer, Reprinted from Y. Cao et al., "Improved performance in vertical GaN 
Schottky diode assisted by AlGaN tunneling barrier", Applied Physics Letters 108, 112101 (2016), 
https://doi.org/10.1063/1.4943946 , with the permission of AIP Publishing [277]. 
 
This reduced the reverse leakage current by three orders of magnitude while the polarization field 
in the graded AlGaN effectively shortened the depletion width leading to the formation of a 
tunneling current at relatively lower bias, thus providing a low turn-on voltage to 0.67 V. These 
AlGaN capped SBDs with a Schottky contact area of 0.8 × 0.8 mm2 improved the BV by more 
than 2-fold, to 700 V, as compared to a control SBD with no AlGaN cap layer. The effect of C 
incorporation during the MOCVD growth was investigated on both the forward as well as the 
reverse characteristics of SBDs [278]. By varying the growth pressure and V/III ratio, different C 
concentrations from  3 × 1015 to 3 × 1019 /cm3 could be obtained. Their study revealed that lower 
C incorporation is better for both forward and reverse performance, resulting in SBDs with small 
turn-on voltage of 0.77 V and high BV of 800 V for a large Schottky contact area (0.8 × 0.8 mm2) 





























































































accumulation on the leakage current of GaN SBDs [279]. In their study, initial failure of SBDs at 
low voltages were ascribed to leakage current path through polygonal pits created by C impurity 
accumulation during the growth process. Their group also perfected the method of achieving low 
impurity levels in m-plane GaN, approaching c-plane values by using a quartz-free flow channel 
[280]. In 2019, they reported on the effect of drift layer thickness on BV, along with the 
demonstration of vertical GaN SBD with the highest reported BV of 2.4 kV for a drift layer 
thickness of 30 µm [281]. A reduction in the effective donor concentration with increasing the 
thickness of the drift layer was observed by secondary-ion mass spectrometry (SIMS), and is 
believed to have a positive effect on achieving such a high BV. In a recent publication, their group 
presented their results on SBDs with a drift layer compensated for the un-intentional n-type doping 
by introducing Mg dopants during the growth [282]. The resulting SBDs provided more than 3x-
higher BV as compared to a non-compensated SBD, but the on-state current and Ron,sp suffered as 
a result of the high resistivity of the drift layer. Arizona State University investigated ways to 
balance the interplay between Ron,sp and BV with the introduction of double drift layers (DDL) for 
SBDs [283]. Basically, the SBDs consisted of an unintentionally-doped (UID) drift layer on the 
top and a slightly doped drift layer at the bottom. The UID drift layer at the top could suppress the 
peak electric field at the Schottky metal – UID interface and thus improve the BV.  
Several implantation-based termination methods were demonstrated in the recent years. Han et al. 
demonstrated a planar nitridation based-termination, by subjecting the area around the Schottky 
contact to a N2 plasma from a plasma-enhanced chemical vapor deposition system (PECVD) [284]. 
From ultraviolet photoelectron spectroscopy, it was inferred that the Fermi level at the GaN surface 
which underwent the N2 plasma treatment, went down by 0.68 eV possibly by the passivation of 
the Ga dangling bonds and thus, an enlarged energy barrier height and/or effective barrier thickness 
is presented at the junction edge. This suppressed the thermionic field emission (TFE)/ tunneling 
at this region, and the leakage current reduced as a result. The SBDs with this termination scheme 
presented 4 orders of magnitude lower leakage current as compared to a control SBD with no 
termination and improved the BV from 335 V to 995 V. These devices also provided excellent 
switching behavior with current-collapse free operation and zero reverse recovery characteristics 
[285]. Han et al., also demonstrated fluorine implanted edge termination schemes for GaN SBDs 
based on the principle that the implanted fluorine ions act as fixed negative ions in GaN [286] 





























































































the Schottky contact edge, thus improving the BV as shown in Figure 51(b). The implantation was 
done at energy levels of 30, 60 and 100 keV followed by post implantation annealing at 450 °C in 
N2 ambient for 10 mins. The BV was boosted from 260 V for the unterminated SBD to 800 V. 
Further improvement in the BV to 1020 V was achieved by capping the drift layer with a thin 5 
nm layer of graded AlGaN, similar to that reported by Cao et al. Wang et al., demonstrated an 
identical edge termination scheme with boron implantation [287]. Similar to the fluorine implanted 
device described before, the boron implanted SBD provided 5 orders of magnitude improvement 
in the leakage current and improved the BV from 189 V for the unterminated SBD to 585 V.   
 
 
Figure 51 (a) Schematic cross section of the control vertical GaN SBD with fluorine implanted 
termination and (b,c) show simulated electric field distribution in the unterminated-SBD and FIT-
SBD at −600 V, respectively, © 2019 IEEE. Reprinted, with permission, from S. Han et al., 
"Fluorine-Implanted Termination for Vertical GaN Schottky Rectifier With High Blocking 
Voltage and Low Forward Voltage Drop," in IEEE Electron Device Letters, vol. 40, no. 7, pp. 
































































































Figure 52(a) Schematic device top view and cross section of the fabricated trench JBS diode  and 
(b) show simulated electric field distribution at -200 V clearly showing the reduction in electric 
field due to RESURF action from adjacent p-GaN later, © 2017 IEEE. Reprinted, with permission, 
from W. Li et al., "Design and Realization of GaN Trench Junction-Barrier-Schottky-Diodes," in 





Figure 53: Schematic cross section of a JBS diode by (a) Mg ion implantation in n-GaN   and (b) 
Si ion implantation in p-GaN, © 2017 IEEE. Reprinted, with permission, from Y. Zhang et al., 
"Vertical GaN Junction Barrier Schottky Rectifiers by Selective Ion Implantation," in IEEE 
Electron Device Letters, vol. 38, no. 8, pp. 1097-1100, Aug. 2017, doi: 
10.1109/LED.2017.2720689 [289]. 
 
Junction Barrier Schottky (JBS) diodes are another type of device that combines low turn-on 





























































































achieved by having alternate undoped and p-type regions below the anode contact which can be 
easily formed for Si and SiC by ion implantation methods. Since ion implantation of dopants to 
GaN is very difficult, other methods to achieve JBS structures were pursued. Cornell University 
created a trench JBS diode by selectively etching away portions of p-GaN layer form a p-i-n diode 
followed by Schottky contact formation [288], as presented in Figure 52(a). The reduced surface 
field (RESURF) effect at the Schottky surface as a result of the adjoining p-GaN layers were 
elaborately studied using TCAD (Figure 52(b)). Hayashida et. al. from Mitsubishi Electric 
Corporation demonstrated a merged p-i-n Schottky diode [290] based on a trench JBS diode 
achieving a BV of 2 kV along with surge current capability. However, the leakage current was as 
high as 10-3 A/cm2 at ~ 750 V and reached 10 A/cm2 at 2000 V which needs to be further improved.  
Ion implantation methods have also been tried to achieve JBS structures in GaN. First reported in 
2016 by Koehler et. al [291], the p-doped regions were formed by Mg ion implantation followed 
by symmetrical multi-cycle rapid thermal annealing (MRTA) for activation. The JBS action was 
confirmed from reverse bias measurements, which presented much improved leakage current and 
BV as compared to a normal SBD. Shortly after, Zhang et al. demonstrated vertical GaN JBS 
diodes [289] by (a) Mg implantation into n-GaN to form p-wells and (b) Si implantation into p-
GaN to form n-wells (Figure 53). The implantation and the activation scheme was similar to that 
used by Koehler et al. Ron,sp values of 1.5-2.5 mΩcm2 and 7-9 mΩcm2 were observed for the Mg 
implanted and Si implanted JBS diodes. Both sets of devices provided 100x-reduction in reverse 
leakage current at high reverse bias and presented a BV of 500-600 V.  
Trench Metal Barrier Schottky (TMBS) diodes first demonstrated in GaN by Zhang et al. in 2016 
[292] represents a device topology which can provide a better control of the reverse leakage current 
in an SBD. A TMBS diode consists of a trench metal insulator semiconductor (MIS) structure as 
shown in Figure 54(a). The MIS structure does not contribute to the forward conduction phase but 
in the reverse bias condition, the two adjacent MIS structures deplete the semiconductor region 
between them, thus reducing the leakage current and improving the BV. However, since the 
Schottky contact is formed only in a portion of the anode, the Ron,sp is higher than in a conventional 
SBD with Schottky contact in the entire anode area. The leakage current can be controlled by 
optimizing the trench depth and the TMBS pillar width (Figure 54(b)). But too deep a trench will 
also result in premature breakdown of the SiNx dielectric layer due to electric field peaking at the 





























































































the base of the TMBS anode. The TMBS diode improved the leakage current by 104-fold and 




Figure 54 (a) Schematic cross section of a TMBS diode   and (b) TCAD simulation of electric field 
at a reverse bias of -1000 V displaying (i) how with the implementation of a field ring at the base 
of the trench, the electric field peak can be reduced and (ii) how the leakage current can be reduced 
by making the TMBS pillar narrow from 3 µm to 2µm, © 2016 IEEE. Reprinted, with permission, 
from Y. Zhang et al., "Novel GaN trench MIS barrier Schottky rectifiers with implanted field 
rings," 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 10.2.1-10.2.4, doi: 
10.1109/IEDM.2016.7838386 [292]. 
 
Thus, high performance vertical SBDs with low Ron,sp and high BV have been demonstrated in 
bulk GaN and sapphire substrates by improving the material quality of the GaN epitaxial layers as 
well as by employing various leakage current mitigation and edge termination schemes. Current 
collapse free operation with zero reverse recovery characteristics could be achieved, thus making 
GaN SBDs an ideal candidate for low loss rectification purposes. 
 






























































































(a) (b)  
Figure 55 (a) Schematic cross section of a GaN CAVET, © 2008 IEEE. Reprinted, with 
permission, from S. Chowdhury et al., "Enhancement and Depletion Mode AlGaN/GaN CAVET 
With Mg-Ion-Implanted GaN as Current Blocking Layer," in IEEE Electron Device Letters, vol. 
29, no. 6, pp. 543-545, June 2008, doi: 10.1109/LED.2008.922982 [293]. (b) Schematic cross-
section of an improved version the GaN CAVET with normally-off behavior and 1.7 kV BV, © 
2016 IEEE. Reprinted, with permission, from D. Shibata et al., "1.7 kV/1.0 mΩcm2 normally-off 
vertical GaN transistor on GaN substrate with regrown p-GaN/AlGaN/GaN semipolar gate 
structure," 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 10.1.1-10.1.4, 
doi: 10.1109/IEDM.2016.7838385 [294]. 
 
The first GaN-based CAVET structure for high voltage applications were proposed by Yaacov et. 
al in 2004 [295]. The CAVET structure is similar to double-diffused MOS [296] (DDMOS) 
structure and comprises of an AlGaN/GaN heterostructure at the top, current blocking layers 
(CBLs) and a n-type doped GaN layer at the bottom as shown in Figure 55(a). The source terminals 
form ohmic contact to the 2DEG and the gate forms Schottky contact to AlGaN. The CBL 
implemented using Mg-ion implantation restricts the flow of current to a small aperture region 
which sits just below the gate. By applying a gate bias, the 2DEG below the gate can be switched 
on/off, thus resulting in a transistor behavior. The main foreseen advantage is that under voltage 
blocking condition, the high field region would sit under the gate in the bulk of the device, unlike 
a lateral HEMT, and thus may support large BV as surface related breakdown was eliminated. 
However, CAVETs are generally normally-ON devices, as they rely on an AlGaN/GaN channel 
which is modulated by the gate. Chowdhury et al., in 2008 [293] demonstrated the first E-mode 
CAVET with a threshold voltage of 0.6 V achieved by CF4 treatment in the gate region prior to 





























































































CBL, the device threshold voltage varied considerably due to Mg diffusion to the regrown layers. 
Chowdhury et.al, in 2012 [297] demonstrated a GaN CAVET with MBE regrown AlGaN/GaN 
layers which provided a low Ron,sp of 2.2 mΩcm2 and a BV of 200-260 V at a VGS of -15 V. The 
Ron,sp was reduced to 0.4 mΩcm2 [264] by using a buried conductive p-GaN layer as the CBL.  
Avogy developed on this idea and in 2014 demonstrated a modified version [298] of these CAVET 
structures with a p-GaN gate layer between the gate electrode and the AlGaN barrier for normally-
off operation. Their device provided a forward current as high as 2.3 A and a threshold voltage of 
0.5 V. A high BV of 1.5 kV was observed at a VGS of -5 V aided by implanted edge termination 
structures. Panasonic corporation [294] demonstrated a similar device by placing a portion of the 
channel on the sidewall of an etched trench (forming the gate) and a p-GaN gate (Figure 55 (b)). 
They could achieve a low Ron,sp of 1 mΩcm2 and an excellent BV of 1.7 kV (Figure 56). Ji et al. 
[299] demonstrated a GaN CAVET with a similar gate trench structure but without the p-GaN gate 
and achieved 20 V threshold voltage, and a BV of 225 V. A higher BV of 880 V was achieved by 
Ji et al. [300] in a subsequent report by improving the gate trench etching quality and by using a 
gate dielectric, which reduced the gate to drain leakage. However, as a result of using a MIS 
structure for the gate, the VGS shifted to -21 V from 20 V for the previous report.  
Some aspects associated with the GaN CAVET need to be addressed to make this transistor viable 
for commercial use. The main issue stems from the regrowth process, which introduces high source 
to drain and gate to drain leakage currents in the majority of the reported devices. The on-state 
performance is also very sensitive to the doping and dimension of the aperture region formed 
between the adjacent CBLs, which is difficult to control due to the relatively complicated 
fabrication process. 
 






























































































Figure 56 (a) DC output characteristics of the GaN transistor mentioned in [294]. (b) OFF-state 
comparison with and without the carbon doped GaN layer (HBL), © 2016 IEEE. Reprinted, with 
permission, from D. Shibata et al., "1.7 kV/1.0 mΩcm2 normally-off vertical GaN transistor on 
GaN substrate with regrown p-GaN/AlGaN/GaN semipolar gate structure," 2016 IEEE 
International Electron Devices Meeting (IEDM), 2016, pp. 10.1.1-10.1.4, doi: 
10.1109/IEDM.2016.7838385 [294]. 
 
(a) (b)  
Figure 57(a) Schematic cross section of a GaN trench MOSFET. Reproduced from [301], 
Copyright (2015) The Japan Society of Applied Physics. (b) Chip micrograph of a 1.8 mm2 large 
area multi-cell trench MOSFET, © 2016 IEEE. Reprinted, with permission, from T. Oka et al., 
"Over 10 a operation with switching characteristics of 1.2 kV-class vertical GaN trench MOSFETs 
on a bulk GaN substrate," 2016 28th International Symposium on Power Semiconductor Devices 
and ICs (ISPSD), 2016, pp. 459-462, doi: 10.1109/ISPSD.2016.7520877 [302]. 
 
GaN trench MOSFETs were first reported by ROHM Co. Ltd. in 2007 [303]. These MOSFETs 
were fabricated on GaN layers grown by MOCVD on sapphire substrates. Two different gate 
dielectrics were investigated: electron-cyclotron-resonance (ECR) deposited SiO2/SixNy and 
PECVD SiO2. A reduction in threshold voltage from 25.5 V to 5.1 V was observed by using the 
ECR deposited dielectric pair. This work also reported on a high channel mobility of 133 cm2/Vs. 
In 2008, the same group demonstrated the first fully-vertical MOSFET [304] on bulk GaN 
substrates with similar performance figures as the previous report. Kodama et al. from Toyota 
Central R&D Labs [305] devised a method of achieving a smooth m-plane trench sidewall by dry 





























































































plane and c-plane of GaN at a much slower rate than the other facets. Hence sufficient treatment 
of the dry etched trench sidewall in heated TMAH results in a smooth surface, which is 
predominantly m-plane. This is very beneficial for achieving smooth vertical sidewalls, which 
could improve the channel mobility of the MOSFETs. Improvements in BV and Ron,sp of GaN 
trench MOSFET were reported by Toyoda Gosei corporation in 2014 [306] (Figure 57 (a)). They 
demonstrated a GaN trench MOSFET with a field plate termination achieving a BV of over 1.6 
kV and Ron,sp of 12.1 mΩcm2. In 2015 [301], they reported a similar device with Ron,sp improved 
to 1.8 mΩcm2, along with a high BV of 1.2 kV. This was achieved by tuning the doping and 
thickness of the p-GaN channel region and the i-GaN layer. The Mg doping of the p-GaN channel 
layer was reduced, which resulted in lower scattering of inversion channel electrons by the dopant 
atoms, and they also slightly increased the doping of the i-GaN layer. Large area trench MOSFETs 
[302] with on-state current over 10 A while still maintaining a high BV of over 1.2 kV was also 
reported by the same group in 2016, which indicates that dislocation densities from bulk GaN 
substrates do not necessarily become a bottleneck for obtaining both high BV and high on-state 
current with large area devices (Figure 57(b)). A hexagonal cell array was employed for achieving 
a high gate width per unit cell area, leading to an increase in a current density and, thus, a reduction 
in the Ron,sp. Very recently [307], their group also demonstrated a vertical trench MOSFET with a 
current distribution layer (CDL) below the p-GaN as shown in Figure 58 (a). The CDL consists of 
a thin slightly n-type doped (2 × 1016/cm3) layer which can better distribute the current from the 
base of the gate trench. This resulted in 1.17x-higher forward current density and an absolute value 
of current of 100 A was achieved for large area MOSFETs using the CDL (Figure 58 (b)). HRL 
Laboratories developed a method to avoid plasma etch damage to the p-GaN body contact region 
by selective area regrowth of n-GaN on top of the p-GaN. They demonstrated a 0.5 mm2 large area 
trench MOSFET with an Ron,sp of 8.5 mΩcm2, threshold voltage of 4.8 V and a BV of 600 V. A 
detailed analysis of the dependence of main device parameters on gate dielectric thickness, body 
































































































Figure 58 (a) Schematic cross section of a GaN trench MOSFET with CDL.(b)Transfer 
characteristics measured at VDS of 0.5 V for the MOSFET with and without the CDL,  © 2019 
IEEE. Reprinted, with permission, from T. Oka et al., "100 A Vertical GaN Trench MOSFETs 
with a Current Distribution Layer," 2019 31st International Symposium on Power Semiconductor 
Devices and ICs (ISPSD), 2019, pp. 303-306, doi: 10.1109/ISPSD.2019.8757621 [307].  
 




Figure 59 (a) OG-FET cross-sectional schematic, © 2017 IEEE. Reprinted, with permission, from 
C. Gupta et al., "In Situ Oxide, GaN Interlayer-Based Vertical Trench MOSFET (OG-FET) on 
Bulk GaN substrates," in IEEE Electron Device Letters, vol. 38, no. 3, pp. 353-355, March 2017, 
doi: 10.1109/LED.2017.2649599 [309]. (b) Schematic cross section of the GaN OG-FET with a 
double field-plate structure,  © 2017 IEEE. Reprinted, with permission, from D. Ji et al., 
"Demonstrating >1.4 kV OG-FET performance with a novel double field-plated geometry and the 
successful scaling of large-area devices," 2017 IEEE International Electron Devices Meeting 






























































































In a traditional vertical trench gate MOSFET with a n-p-i-n heterostructure, the channel region is 
formed by the n-p-i sidewall of the trench gate structure;  on the application of a positive gate bias 
above the threshold voltage, an inversion sheet charge of electrons is formed in the p-GaN layer 
adjacent to the gate dielectric. Since the channel is formed by dry etching, the field effect mobility 
of the inversion channel electrons is degraded by the defects in the sidewall formed during the 
etching process.  In order to alleviate this issue, Prof. Mishra’s group at UCSB devised a technique 
[311] whereby a thin undoped GaN layer is regrown in the gate trench region by MOCVD, 
followed by in-situ Al2O3 dielectric deposition as shown in Figure 59(a). The initial reports on 
these devices presented 60% reduction in  Ron,sp as compared to traditional trench gate MOSFETs. 
A normally-off operation with a threshold voltage of 2 V was also achieved along with a BV of 
195 V. Subsequent devices [309] on bulk GaN substrates provided a higher BV of 990 V aided by 
a low damage gate trench etching process. Ji et al. reported large-area (0.2 mm2) OGFETs with an 
output current close to 0.5 A and a BV of 320 V. Further optimizations on the growth, design and 
fabrication of these devices resulted in OGFETs presenting a record channel mobility of 185 
cm2/Vs and a low Ron,sp of 2.2 mΩcm2 [310]. The adoption of a novel double field plate design 
helped achieving a high BV of 1.4 kV for a single device and 0.9 kV for a large-area (0.2 mm2) 
device (Figure 59(b)). Variations of the OG-FET have been reported by other groups as well. Li 
et. al. reported [312], [313] on an trench MOSFET similar to the OGFET but with an MBE regrown 
channel rather than by MOCVD. The main aim was to improve on the issue of re-passivation of 
p-GaN during regrowth of the interlayer by MOCVD. They could achieve a record high BV of 
600 V among GaN transistors with a MBE regrown channel along with reduced thermal budget. 
 






























































































(a) (b)  
Figure 60 (a) Schematic of a vertical fin power transistor . (b) cross sectional SEM image of the 
fin area with ~ 220 nm channel width, © 2017 IEEE. Reprinted, with permission, from Y. Zhang 
et al., "1200 V GaN vertical fin power field-effect transistors," 2017 IEEE International Electron 
Devices Meeting (IEDM), 2017, pp. 9.2.1-9.2.4, doi: 10.1109/IEDM.2017.8268357  [314]. 
 
In recent years, vertical fin power FETs [315] have been demonstrated, with sub-micron fins on 
bulk GaN substrates. The advantage over classical trench MOSFETs is that they do not require a 
p-GaN layer to provide normally-off operation and blocking under off-state. The gate region of 
these devices consists of dielectric/gate metal on the fin sidewalls, which deplete the charge 
carriers in the fin due to the work function difference between the gate metal and the GaN, 
providing a normally-off operation (Figure 62). [316] 
 
 
Figure 61 (a) Measured device junction capacitances Cds, Cgs and Cgd .(b) Schematic of the 
various Cgs and Cgd components of the FinFET (c) Capacitance component break-out of the 





























































































Area 1.2-kV GaN Vertical Power FinFETs With a Record Switching Figure of Merit," in IEEE 




Figure 62 (a) Structure of the GaN VFET. (b) Electron density simulation in the n-GaN channel 
(along the A-A′cut) under different gate bias: for VGS=0V the device is in OFF condition, hence 
the electron density in the channel is low and the maximum is located in the center of the n-GaN 
region far from the interfaces. At low gate voltage (VGS=1V), the e-density is still relatively low 
(≤1015cm4). At high gate voltages (VGS>2 V), the electron density peaks at the Al2O3/GaN 
interface, © 2017 IEEE. Reprinted, with permission, from M. Ruzzarin et al., "Instability of 
Dynamic-RON and Threshold Voltage in GaN-on-GaN Vertical Field-Effect Transistors," in IEEE 
Transactions on Electron Devices, vol. 64, no. 8, pp. 3126-3131, Aug. 2017, doi: 
10.1109/TED.2017.2716982  [316]. 
 
However, the fin needs to be sufficiently narrow (< 500 nm) to be completely depleted, which 
degrades the current capability of the device. The initial devices presented by Sun et al. [315] from 





























































































nm. The device works by accumulation of electrons rather than by inversion as in the case of trench 
gate MOSFETs and high electron mobility of 150 cm2/Vs was obtained in the accumulation layer. 
Zhang et al. [314] further optimized the fin width to obtain a higher BV of 1200 V and a lower 
Ron,sp of 0.2 mΩcm2 , normalized to the total device area (Figure 60(b)). Large area devices with a 
current capability of 10 A and a BV of 800 V were also demonstrated simultaneously. Switching 
characteristics [317] of these fin power FETs with a BV of 1200 V and output current capability 
of 5 A were compared against commercial 0.9-1.2 kV class Si and SiC power transistors, revealing 
the lowest input capacitance (CISS), output capacitance (COSS), gate charge (QG), gate to drain 
charge (QGD), and reverse recovery charge (Qrr). These devices exhibited high-frequency (∼MHz) 
switching capabilities and superior switching figure of merits (FOMs) as compared to Si and SiC 
devices used for comparison. However, these devices break catastrophically, which is possibly due 
to the absence of p-GaN layers to modulate the electric field peaks. Also, the fabrication and 
control of the fin width could increase the fabrication complexity compared to other vertical 
devices. Since the threshold voltage is relatively low ~ 1V, a well-designed gate driver is required 
to ensure fail-safe operation. Recently, fin-FET and nanowire-based structures based on a npn 
vertical stack have been proposed to obtain robust normally-off operation [318], [319]: the 
integration of a p-type layer in a 3D stack (either nanowire- or fin-based) was demonstrated to be 
a good strategy for achieving robust normally-off operation, also under gate-stress experiments 






























































































Figure 63: Cross section of a nanowire GaN device processed on a sapphire substrate. (a) The n-channel 
device (Gen1) consists of a 2.5 µm-GaN buffer layer, a 2 µm-GaN channel layer, a 0.5 µm-GaN top layer, 
and a 20 nm-SiO2 gate dielectric. (b) The p-channel device (Gen2) comprises a 2.5 µm-GaN buffer layer, 
a 0.5 µm p-GaN channel layer, 0.73 µm -GaN and 0.5 µm-GaN as the top layer, and 25 nm-Al2O3 as the 





























































































of the p-channel device (Gen2) and bird’s-eye view of vertically aligned n-p-nGaN nanowire (NW) arrays 
with top contacts. Reprinted from M. Ruzzarin et al., "Highly stable threshold voltage in GaN nanowire 
FETs: The advantages of p-GaN channel/Al2O3 gate insulator" , Applied Physics Letters 117, 203501 
(2020) https://doi.org/10.1063/5.0027922 , with the permission of AIP Publishing [320]. 
 
7.3.1.7 Recent development of vertical devices on GaN on Si 
 
(a) (b)  
Figure 64 Schematic structure of a GaN-on-Si (a) Schottky diode  and (b) p-i-n diode, © 2014 
IEEE. Reprinted, with permission, from Y. Zhang et al., "GaN-on-Si Vertical Schottky and p-n 
Diodes," in IEEE Electron Device Letters, vol. 35, no. 6, pp. 618-620, June 2014, doi: 
10.1109/LED.2014.2314637 [321]. 
 
As presented in the previous sections, the ideal solution for obtaining high quality GaN layers with 
defect density less than 106/cm2 would be homo-epitaxy i.e., GaN grown on bulk GaN, as there 
would not be any lattice mismatch between substrate and epitaxial layer. However, even after the 
demonstration of high-performance diodes and transistors with excellent ON- as well as OFF-state 
characteristics, the commercialization of vertical GaN power devices have been hindered by the 
high cost and the small diameter of these bulk GaN substrates. Currently, these expensive 
substrates are being used only for specific applications in lasers and LED [239]. Hence, in order 
to take advantage of the material benefits that GaN offers for power device applications, further 
improvements in wafer size and reduction in cost are highly desirable. A strategy to tackle this 
issue is by adopting GaN grown on cheaper foreign substrates like Si and sapphire. GaN-on-Si 
growth has been widely researched and commercialized for the lateral GaN HEMT technology. A 





























































































growth could give 10-100 times lower wafer + epitaxy cost [237], [322] as compared to bulk GaN. 
Si substrates also provide better thermal and electrical conductivity as compared to sapphire, in 
addition to more mature fabrication processes for the back-end processing. But the main advantage 
of GaN on Si is that Si substrates are commercially available up to 12-inch diameters which could 
drastically reduce the overall cost per unit of the device. The adoption of Si substrates could also 
allow current CMOS compatible fabs to mass produce GaN-on-Si device thus saving the high cost 
normally required for setting up new technology fabs. Recently, a new class of engineered 
substrates with poly-AlN has been introduced [323]–[326]. The main advantage of these substrates 
is their coefficient of thermal expansion (CTE) matched to GaN and thus enabling the growth of 
thick, high-quality stress-free GaN with lower defect density as compared to GaN-on-Si substrates 
[30, 102]. Thus, the future for GaN-on-Si vertical devices seems very promising.  
 
(a) (b)  
Figure 65 Schematic structure of a completed GaN-on-Si fully-vertical p-i-n diode fabricated by 
substrate removal and bonding to a carrier wafer by (a) Zou et al.  [327], © 2016 IEEE. Reprinted, 
with permission, from X. Zou et al., "Fully Vertical GaN p-i-n Diodes Using GaN-on-Si 
Epilayers," in IEEE Electron Device Letters, vol. 37, no. 5, pp. 636-639, May 2016, doi: 
10.1109/LED.2016.2548488.  (b) Similar structure fabricated by Zhang et al. [328], © 2017 IEEE. 
Reprinted, with permission, from Y. Zhang et al., "High-Performance 500 V Quasi- and Fully-
Vertical GaN-on-Si pn Diodes," in IEEE Electron Device Letters, vol. 38, no. 2, pp. 248-251, Feb. 































































































Figure 66 Forward and (b) reverse I-V characteristics of vertical PiN diodes. Inset shows the anode 
region after destructive breakdown, © 2016 IEEE. Reprinted, with permission, from X. Zou et al., 
"Fully Vertical GaN p-i-n Diodes Using GaN-on-Si Epilayers," in IEEE Electron Device Letters, 
vol. 37, no. 5, pp. 636-639, May 2016, doi: 10.1109/LED.2016.2548488 [327]. 
 
(a) (b)  
Figure 67 (a) Schematic cross section of the a fully vertical GaN p-i-n diode on Si substrate grown 
by MOCVD. Reproduced from  [329], Copyright (2015) The Japan Society of Applied Physics. 
(b) Fully vertical GaN-on-Si p-in diode by selective substrate removal, © 2018 IEEE. Reprinted, 
with permission, from Y. Zhang et al., "720-V/0.35-m $\Omega \cdot$ cm2 Fully Vertical GaN-
on-Si Power Diodes by Selective Removal of Si Substrates and Buffer Layers," in IEEE Electron 
Device Letters, vol. 39, no. 5, pp. 715-718, May 2018, doi: 10.1109/LED.2018.2819642 [330]. 
 
GaN-on-Si p-i-n diodes have been demonstrated since 2014. Zhang et al. demonstrated the first 
GaN-on-Si p-i-n and Schottky diodes [321] with a BV of 300 V and 205 V respectively (Figure 
64). Even with a high defect density of 109/cm2, a peak electric field of 2.9 MV/cm could be 





























































































current were thoroughly researched and identified in a later work [322]. A device termination 
scheme based on ion implantation and anode field plate was found to reduce the leakage current 
by almost two orders of magnitude. For GaN layers grown on Si substrates, the traditional device 
structure is quasi-vertical, in which both top and bottom layers are accessed through the device top 
surface. This results in a non-uniform distribution of current from the anode and current crowding 
at the bottom GaN layer near the cathode terminal. In order to alleviate this issue, Zou. et al., 
demonstrated a method of making a fully-vertical p-i-n diode [327] by removing the Si substrate 
below the GaN layers, followed by transfer of GaN epilayers to a carrier wafer as shown in Figure 
65(a). The finished p-i-n diode presented an Ron,sp of 3.3 mΩcm2 and a BV of 350 V (Figure 66). 
Excellent temperature stability up to 175 °C was also observed during ON- as well as OFF-state 
measurements. Zhang et al. demonstrated a similar method of achieving fully-vertical p-i-n diodes 
[328] but with better Ron,sp of 1 mΩcm2 and BV of 500 V (Figure 65(b)). A low reverse recovery 
time of 50 ns comparable to bulk GaN diodes were extracted along with excellent thermal stability 
of the devices up till 300 °C. Mase et al. [329], demonstrated a novel method of achieving a fully 
vertical GaN-on-Si p-i-n diode by using a conductive n-type Si substrate along with n-type buffer 
layers (Figure 67(a)). An interesting feature of their p-i-n heterostructure was the use of a 3.2 µm 
thick strained super lattice (SLS) of n-GaN/n-AlN. Sufficiently thick SLS layer (~ 3 µm) was 
necessary to control the edge dislocations to an appreciable value ~ 2×109 /cm2 which also dictated 
the lowest doping level possible for the GaN layers grown over the SLS layer. The devices 
presented an  Ron,sp of 7.4 mΩcm2 and a BV of 288 V. A detailed analysis of current crowding 
effect in quasi-vertical structures were provided by Zhang et al. in 2017 [223]. According to this 
research, the thickness and the doping of the bottom n-GaN current collecting layer determines the 
Ron,sp and a thick highly doped bottom n-GaN is required to ensure lower levels of current 
crowding. High voltage GaN-on-Si p-i-n diodes were demonstrated by Khadar et al. in 2018 [331]. 
These diodes had a BV of 820 V with just a 4 µm thick drift layer and an ultra-low Ron,sp of 0.33 
mΩcm2 resulting in a record value of 2 GW/cm2 for the BFOM. The growth of these layers was 
optimized to obtain i-GaN layers with an excellent electron mobility of 720 cm2/Vs and a low 
defect density of 2 × 108/cm3 for GaN grown on Si. Shortly after, Zhang et al. [330] demonstrated 
a new method of achieving fully-vertical operation for GaN-on-Si p-i-n diodes by selective Si 
removal underneath the active area of the device followed by metallization (Figure 67(b)).  An 































































































Figure 68 (a) Schematic cross section of a quasi-vertical GaN power MOSFET on Si substrate 
(adapted from [332]). (b) Fully-vertical GaN-on-Si power MOSFET by selective substrate removal 
(adapted from [333])  
 
 
Figure 69 (a) Comparison of the IDS -VDS of the fabricated vertical MOSFETs with gate trench 
aligned along m- and a-plane, using metal and oxide hard masks. SEM images of the trench 
(a) (b)
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sidewall aligned along the (b) a-plane and (c) m-plane, after TMAH wet treatment. Notice the 
much smoother m-plane sidewalls compared to the a-plane (adapted from [333]) 
 
GaN-on-Si vertical power MOSFETs have been also demonstrated, with the first demonstration 
being from Liu et al. in 2017 [332] (Figure 68(a)). Normally-off operation with a threshold voltage 
of 6.3 V, which is ideal for power converter applications, along with an ON/OFF ratio of over 108 
were achieved. The device presented a low Ron,sp of 6.8 mΩcm2 and a BV of 645 V which is 
comparable to bulk GaN power MOSFETs. The first demonstration of fully-vertical MOSFETs 
was subsequently devised by Khadar et al. [333] (Figure 68(b)). The method involved a robust 
fabrication process including selective substrate removal underneath the MOSFET followed by 
ohmic contact deposition and copper electroplating to provide strength to the thin free standing 
epitaxial GaN layers. An Ron,sp of 5 mΩcm2 and a BV of 520 V was obtained. These devices 
exhibited 2.8x-higher current density and 3x-lower Ron,sp as compared to quasi-vertical control 
power MOSFETs, due to absence of current crowding. Also, insights into the impact of hard mask 
selection for gate trench etching and gate trench alignment to either the m- or a-plane sidewall, on 
the output current density was analyzed (Figure 69). Devices having gate trench aligned along the 
m-plane provided 3x-higher output current as opposed to those with gate trench aligned along the 
a-plane. The use of a metal mask for gate trench etching provided a high inversion channel field-
effect mobility of 41 cm2/Vs for electrons.  
GaN-on-Si technology offers a unique advantage for the possible integration of several different 
devices on the same chip to realize integrated circuits (IC) which have evident benefits like smaller 
IC foot print, greatly reduced parasitic capacitance and resistance arising from wire bonding of 
discrete devices leading to higher efficiency, lower cost, etc. To date several different integration 
schemes on GaN-on-Si lateral technology has been demonstrated with HEMTs [334]–[337]. Liu 
et al. demonstrated the first vertical monolithically integrated device [338] in 2018, where a 
freewheeling Schottky barrier diode was integrated with the power MOSFET (Figure 70), to 
overcome the lossy body diode by using a fast low turn-on voltage SBD. In several topologies of 
power converters, such as buck/boost converters, voltage-source inverters, and resonant 
converters, where an inductive load is controlled by switches, a freewheeling diode parallel to the 





























































































is suddenly interrupted. The integrated SBD was created by dry etching the top n- and p-GaN 
layers followed by TMAH treatment to smoothen the surface and then Schottky metallization. The 
integrated MOSFET/diode provided excellent forward and reverse characteristics. In particular, 
the freewheeling diode presented a low turn-on voltage of 0.76 V, low Ron,sp of 1.6 mΩcm2, ideality 




Figure 70 (a) Equivalent circuit, (b) Schematic of integrated vertical MOSFET-Schottky barrier 
diode (SBD). (c) SEM image of integrated vertical MOSFET-SBD, (d) Cross-sectional SEM 
image of the integrated vertical MOSFET, and (e) of the integrated vertical SBD, © 2018 IEEE. 
Reprinted, with permission, from C. Liu et al., "Vertical GaN-on-Si MOSFETs With 
Monolithically Integrated Freewheeling Schottky Barrier Diodes," in IEEE Electron Device 
Letters, vol. 39, no. 7, pp. 1034-1037, July 2018, doi: 10.1109/LED.2018.2841959 [338]. 
 
Recently, the optimization of GaN-on-Si semivertical devices has been the subject of pioneering 
projects in the field, working with Si substrates up to 200 mm in diameter. As an example, we 
mention recent papers aimed at optimizing the full GaN-on-Si structure, with focus on the Mg-





























































































material used at the gate [339], with the aim of minimizing on-state resistance and charge trapping, 
and of  obtaining high breakdown voltage [340]. 
7.4 Open Challenges: 
GaN based vertical power devices could be used for realizing the next generation power efficient 
converters provided that pertinent issues related to material quality, device fabrication and 
performance can be solved. Compared to Si and SiC, bulk GaN crystal growth process is highly 
challenging requiring high temperatures > 2200 °C and nitrogen pressure > 6 GPa making it 
impossible to crystallize GaN from the melted compound [229]. Hence, lower pressure and 
temperature methods like hydride vapor phase epitaxy (HVPE), sodium flux and acidic/basic 
ammonothermal growth method has been utilized to realize bulk GaN substrates. Even so, the 
defect density in these substrates are around 104-106 /cm2, the effect of which has to be closely 
scrutinized for use in commercial applications. In general, Si and SiC devices are qualified by the 
fully Joint Electron Device Engineering Council (JEDEC), which will also have to be done for 
GaN-based vertical power devices. For GaN HEMTs it was realized that conventional JEDEC 
guidelines for Si based devices are not sufficient and led to the creation of new JEDEC standards 
JC-70, JEP-180 and JEP-173 for GaN based devices [341]–[343]. A similar situation may arise for 
vertical GaN, and guidelines used for Si, SiC and lateral GaN may be adopted or refined, following 
a in depth discussion by the involved community. 
Conventional Si and SiC power devices rely on the selective doping capability by ion implantation 
or by diffusion to achieve junction termination structures (JTEs) which have been proven to be 
indispensable for achieving reliable devices with avalanche capability [344]. However, for GaN, 
doping by ion implantation is still a highly complex process requiring specialized instruments 
capable of high-temperature [345] (> 1200 °C) and high-pressure conditions [346] (> 1 GPa).  
Selective area growth is another option which has been investigated but with little success due to 
the presence of high concentration (> 1018 /cm3) of Si atoms at the regrowth interface [254], [347]. 
Several schemes like Ar ion implantation, plasma-based treatments described in the previous 
sections, have been adopted for GaN based vertical devices, however their suitability for large 
scale production and long-term reliability is still unclear. There are also concerns related to the 
low activation efficiency (~ 1%) of p-GaN grown by MOCVD due to the high bond energy of the 





























































































annealing (~ 750 – 850 °C) activates only a small fraction of the dopant atoms (Mg concentration 
> 1019 /cm3) thus presenting a low hole concentration typically around 1017 /cm3 [351], [352] with 
low hole mobility due to scattering from the dopant atoms present in large concentrations. This is 
in particular not desirable for GaN trench power MOSFETs since the high concentration of dopant 
atoms in the p-GaN channel region scatters the electrons formed by inversion during normal ON-
state operation, thereby degrading the channel mobility [309], [332], [353] and thus the output 
current. The low hole mobility of the p-GaN layers also affects the resistance of p-i-n diodes and 
results in ON-state losses.  
Adoption of bulk GaN for commercialization is not only hindered by the high cost and the small 
size of these substrates but also by the huge initial investment needed for the setting up GaN 
specific fabs, which could shoot up the average selling price (ASP) of discrete devices slowing 
down further the adoption of these devices. Hence it is vital to make significant strides in the 
improvement of substrate size as well as cost of these bulk GaN substrates.  
GaN-on-Si could offer an alternative to lower the device costs, but significant progress has to be 
made on the GaN quality with low defect density and on the thickness of the GaN layers grown 
on Si substrates, in order to enable larger voltage devices. The advent of CTE matched substrates 































































































8 Charge-trapping processes in GaN transistors 
The presence of deep-level traps [355]–[357] in GaN and its alloys and the effects of the associated 
charge capture/emission processes can rarely be neglected in GaN transistors under their typical 
operating conditions in power RF amplifiers and power switching converters. As will be detailed, 
figures of merit that are key to these applications and that can detrimentally be affected by trapping 
processes include output power (Pout) and power-added efficiency (PAE) in RF amplifiers, 
switching and conduction losses in power converters.  
Spatial position of traps within the device (surface, barrier, buffer and, if present, gate dielectric), 
trap parameters [356], [357] (energy, capture cross sections, concentration, acceptor- or donor-like 
behavior), type of involved carriers (electrons or holes) and the associated charging/discharging 
path (contact injection/removal, carrier generation, internal redistribution) can all play a role, and 
their signatures on transistor operation should be known by the technologist for a proper device 
optimization. 
The detrimental consequences of charge-trapping processes include several, widely studied 
dynamical effects, including: the current collapse [358]–[362], the increase in the dynamic on-
state resistance (dynamic RON [363]–[366]), different forms of threshold-voltage (VT) instabilities 
[367]–[373], and the kink effect [374], [375]. These phenomena are at the same time the incumbent 
burden of traps and the way the latter can be probed.  
In addition, several trap measurement methods have been devised and extensively applied to GaN 
structures and transistors, in order to quantitatively characterize traps.  
This section is organized as follows. First, the properties of the most common traps in GaN are 
reviewed, to help the reader understanding the complexity of the topic. Second, the most important 
trapping mechanisms affecting GaN transistors are elucidated by crossing the different trap 
locations with the corresponding possible charging/discharging paths. Then, the resulting trap 
effects and their relevance for applications are reviewed. Finally, methods that can be adopted for 





























































































8.1 Traps and deep levels in GaN 
The properties of GaN as a semiconductor material are determined by the specific periodicity of 
its crystalline structure. If this periodicity is lost, either due to incorporation of foreign atoms into 
the crystal or to a non-ideal arrangement of the host atoms during the growth of the material, a 
defect is locally generated. Defects are referred to as “impurity-related” in the former case, whereas 
they are defined as “native” in the latter. The presence of these defects locally perturbs the periodic 
potential of the lattice, therefore introducing allowed energy states within the forbidden bandgap 
of the material. These states, that can either act as carrier traps or recombination centers, can have 
a detrimental impact on both the performance and the reliability of GaN-based devices. It is 
therefore of primary importance to identify the properties and the physical origin that such states 
have in actual GaN devices. To this aim, a database of traps and deep-levels related to the GaN 
material system has been created by collecting and comparing the data of almost one hundred 
scientific publications (Table 7). The comparison of the 480+ records of traps experimentally 
detected in GaN by means of various techniques allowed us to correlate energy positioning, 
signature and trapping behavior of the levels accredited to the defects most commonly found in 
GaN. In the following paragraphs we report the outcome of the study of such defects based on 














1 to 0.76 EC - 
[376]–[380], [381]*,&, 
[382] 




0.66 to 0.5 EC - [377], [381], [384]–[393] 




0.27 to 0.089 EC - 
[378], [392], [395]–
[397], [387]&, [398], 
[399], [386]&, [400], 
[401], [384]*, [402]&, 
[381], [382], [393], 
[397], [398], [403]–
[406], [407]* 
0.4 EC - [405] 





























































































VN or MgGa-VN 3.18 EV + [394] 
VN complexes 0.35 EC - [378] 
(VN)
3+ 0.53 EC - [406] 




GaI complexes 0.91 EC - [408]
& 
GaI-related 0.8 EC - [382]* 
Gallium 
vacancy 
VGa or unspecified 
complexes                 
(main band) 
2.85 to 2.47 EC - 
[401], [403], [409]–
[413], [414]* 
1.02, 0.83 and 0.89, 
0.9, 0.86 
EV + 
[379], [383], [382]*, 
[385] 
VGa-O 1.12, 0.64, 0.6 EC - [390] 
VGa-related 
0.62 EC - [402] 
1.8 EV + [394] 
0.25 EV + [405] 
VN-VGa complexes 0.24 EC - [384]* 
Extended 
defects 
Many 1.118 to 0.24 EC - 
[396]&, [390]*, &, [403]&, 
[388]&, [378]&, [415]&, 




0.59 EC - [417] 
0.4 EC - [396] 




0.16 to 0.24 EV + 
[412]*, [401], [414], 
[418], [394]** 
Mg-H complexes 
0.08 EV + [419]* 
0.62 EC - [412] 
Mg-related 0.355, 0.597 EC - [395], [420] 
Mg-VN complexes 0.44 EC - [404] 
Hydrogen 
H-VGa complexes 2.62 to 2.47 EC - [401], [411] 
C- or H-related 0.578, 0.49 EC - [421]*, [422]* 
Oxygen 
O-VGa complexes or 
dislocations 
1.118, 0.642, 0.599 EC - [390]& 
ON 0.44, 0.01 EC - [423], [405]* 
Iron 
Fe-related 
0.397, 0.5, 0.57, 0.66, 
0.68, 0.72 
EC - [389], [409], [424], [425] 
2.5 EV + [426] 
Fe2+ or Fe3+ related 
0.34 EC - [427] 
3 EV + [426] 
Carbon (CN)
0 3.31 to 3.22 EC - 
[412]*, [401], [403], 
[411], [413], [428], 






























































































0.29 EV + [419], [431] 
(CN)
-1 0.8 to 0.95 EV + 
[384], [419], [430]*, 
[385], [431], [432] 
CI 1.35 to 1.2 EC - 
[401], [403], [412], 
[407]* 
C- or H-related 0.578, 0.49, 0.14 EC - [421]*, [422]*, [422]* 
CGa 0.4 EC - [384]* 
Table 7  Database of traps detected in GaN- and AlGaN-based devices.  References marked with 
* , & and  ** indicate, respectively, tentative associations, traps related to extended defects and 
tentative grouping performed by the authors of this work. Activation energies and related 
references are reported in the same order. 
 
Native defects 
The position of the trap levels associated with native defects in GaN are reported in Figure 71. 
These levels are mainly related to nitrogen interstitial (NI), nitrogen antisites (NGa), nitrogen 
vacancies (VN), gallium interstitials (GaI), gallium vacancies (VGa), to clusters of the former or to 
unspecified extended defects (mostly dislocations).  
Nitrogen interstitials have been reported to introduce trap states between EC - 1.2 eV and EC – 
0.76 eV [376]–[383], with average preferential energy positioning at EC – 1.02 eV, EC – 0.89 eV 
and EC - 0.79 eV. The former and the latter levels have also been tentatively associated with an 
extended defect in [381]. Among nitrogen-related native defects, nitrogen interstitials exhibit the 































































































Figure 71 Energy states detected in GaN and associated to native or extended defects. The 
reference level, assumed to have an energy equal to 0, is related to the top of the valence band. 
The scatter-like representation highlights the preferential energy assignment of the detected 
traps with respect to a specific type of defects. 
 
Nitrogen antisite defects are assumed to form a mini-band of levels between EC – 0.66 eV and EC 
– 0.5 eV [377], [381], [384]–[394]. None of the aforementioned reports suggests a direct 
correlation between the levels associated to nitrogen antisite defects and extended defects. 
Nitrogen vacancies represent the most commonly observed type of native defect in GaN, with 
more than 40 records in 25 different scientific publications [377], [381], [384]–[394]. The 
associated trap states are preferentially positioned in the EC – 0.27 eV to EC – 0.089 eV range, with 
most of the occurrences belonging to the mini-band at EC – (0.24 ± 0.003) eV identifying the 
typical level associated to nitrogen vacancies in GaN. The outliers of the aforementioned 
distribution are represented by the deeper EC – 0.35 eV [378], EC – 0.4 eV [405], EC – 0.53 eV 
[406] and EC – 0.613 eV [398] levels, respectively associated with VN complexes, simple nitrogen 

















































































































vacancies, triply ionized nitrogen vacancies and clusters of vacancies. Other VGa-related levels 
whose physical origin was found to be compatible with an extended defect are located at EC – 0.19 
eV [387], at EC – 0.23 eV [386], [387] and at EC – 0.25 eV [402]. The fact that trap levels with 
similar Arrhenius signatures, and therefore similar activation energy and cross-section, have been 
associated both with extended and point defects suggests that even if the capture rate of the defect 
is influenced by the electrostatic repulsion due to the close proximity to other ionized traps or to 
extended crystal defects, gallium vacancies tend to maintain their characteristics emission 
properties. 
Gallium interstitials are reported as the physical origin of traps detected in GaN by only a couple 
of papers. In [408], an EC – 0.91 eV level was associated with GaI complexes located along 
dislocations. In [382], a trap located at EC – 0.8 eV was tentatively ascribed to gallium interstitials 
located in an unspecified layer of an AlGaN\GaN HEMT. 
Gallium vacancies are often associated with deep levels responding in the EC – 2.42 eV to EC – 
2.85 eV range, with most occurrences roughly located at EC – 2.6 eV [379], [382], [383], [385], 
[401], [403], [409]–[414]. Some of these traps have been tentatively associated with oxygen- 
[379], [382] or hydrogen- [401], [411] related complexes formed with VGa. Also the EC – 1.12 eV, 
the EC – 0.64 eV and the EC – 0.6 eV levels found in [390] have been referred to as VGa-O-related 
defects, whereas the other deep levels detected outside the band of reference for this particular 
type of native defect have been associated to VN-VGa complexes (at EC – 0.24 eV in [384]) or to 
simple gallium vacancies (at EC – 0.62 eV in [402], at EC – 1.64 eV in [394] and at EC – 3.19 eV 
in [405]). 
Trap states related to extended defects have been found to cover a wide and non-continuous 
portion of the upper part of the GaN bandgap, ranging from EC – 1.118 eV to EC – 0.24 eV [378], 
[381], [385], [388], [390], [396], [403], [407], [415], [416]. Interestingly, the upper group of levels, 
scattered from EC – 0.27 eV to EC – 0.17 eV, covers the same range of activation energies exhibited 
by VN-related defects. Similarly, also a second mini-band of deep levels associated to extended 
defects, and scattered from EC – 0.641 eV to EC – 0.41 eV, finds a correspondence with the typical 
range of response of NGa-related defects. These considerations suggest that both nitrogen vacancies 
and nitrogen antisite defects can be found in proximity of other defects, and therefore behave as 





























































































were ascribed to extended defects, possibly suggesting that this type of native defect tends to 
predominantly behave as a non-interacting point defect, or does not form in highly defective device 
regions. 
Impurity-related defects 
Imperfections of the lattice structure may also arise from the inclusion of atomic species that 
nominally do not belong to the GaN crystal. Such atoms, or atom complexes, are referred to as 
impurities. These impurities can either be intentionally introduced into the material, as in the case 
of dopants, be originated as the byproduct of the chemical reactions occurring during crystal 
growth, or derive from unwanted contaminations. Si and Mg represent the main doping species for 
GaN. Similarly, Fe and C can be intentionally introduced in order to compensate for the intrinsic 
n-type conductivity of GaN, Others may act as unwanted contaminants, like residual O and H 
atoms. A more detailed description of the deep levels introduced by these impurities is provided 
in the following paragraphs. 
 

















































































































Figure 72 Energy states detected in GaN and associated to impurities-related defects. The 
reference level, assumed to have an energy equal to 0, is represented by the top of the valence 
band. The dispersion of the detected levels within the lower portion of the forbidden gap has 
been magnified with respect to Figure 71. 
 
Aside from its shallow donor level, which has a typical activation energy ranging from EC – 0.011 
eV to EC – 0.028 eV for moderately doped GaN layers [433]–[435], only few scientific reports 
attribute to silicon deeper allowed energy levels, respectively located at EC – 0.37 eV [396], EC – 
0.4 eV [396], EC – 0.59 eV [417]. 
Magnesium is employed in GaN devices in order to achieve p-type conductivity. Trap states 
detected near the valence band edge at EC – 3.2 eV [418], EC – 3.22 eV [401], [412], EC – 3.25 eV 
[414] and EC – 3.28 eV [394], even if nominally assigned to other physical origins, can reasonably 
be ascribed to the shallow level of the dopant, which is known to be typically located from 0.15 
eV to 0.2 eV above the valence band edge [436], [437]. A shallower level at EC – 3.36 eV [419] 
was tentatively ascribed to Mg-H complexes, and a similar origin was assigned to the EC – 0.62 
eV level in [412]. Additional levels at EC – 0.355 eV [395] and at EC – 0.597 eV [420] were ascribed 
to generic Mg-related defects, whereas the EC – 0.44 eV level in [404] was associated with Mg-VN 
complexes. 
Due to its unpaired valence electron, hydrogen is prone to form complexes with other chemical 
species in addition to magnesium. Different authors ascribe deep levels located between EC – 2.62 
eV and EC – 2.47 eV to complexes formed between hydrogen and gallium vacancies [401], [411], 
even if the similarity between this range and the preferential energy positioning of VGa-related 
defects indicates that those levels may be ascribed to the latter. Levels at EC – 0.49 eV and EC – 
0.578 eV were tentatively assigned to carbon- and/or hydrogen-related defects, respectively in 
[422] and [421]. 
Due to its very-high electronegativity, also oxygen tends to bond with other impurities of native 
defects within the GaN crystal. One of the few literature reports investigating the formation of 
deep levels related to O in GaN associates the levels at EC – 1.118 eV, EC – 0.642 eV and EC – 
0.599 eV either to VGa-O complexes or to dislocations [390]. In [423] the EC – 0.44 eV level was 





























































































the shallow EC – 0.04 eV donor level detected by means of PL measurements as part of a donor-
acceptor pair.  
Iron is often adopted in GaN-based transistors to intentionally reduce the intrinsic n-type 
conductivity of specific u.i.d. GaN layers. Several levels, ranging from EC – 0.94 eV to EC – 0.34 
eV, have been detected and associated to Fe [389], [409], [424]–[427]. In particular, the authors 
in both [427] and [426] agree when associating shallower deep states, respectively detected at EC 
– 0.34 eV and EC – 0.44 eV, to transitions between, or related to, different charge states of the Fe 
atoms. Recent reports deeply investigated the signatures of Fe-related traps [162], [438], [439]; it 
was recently suggested that FeGa sites are related to a trap located at EC-0.58 eV, =2x10-15 cm2 
[438]. 
Like iron, also carbon doping is used to compensate the intrinsic n-type conductivity of the GaN 
crystal. This effect is achieved when C atoms occupy a substitutional position on the nitrogen site 
(CN). CN is a deep acceptor, with the (0/-) transition level theoretically located at EV+0.9 eV [440], 
and experimentally associated with a band of allowed states between EC – 2.64 eV and EC – 2.49 
eV [384], [385], [419], [430]–[432]. Being a deep acceptor, the CN level does not generate large 
free hole density and strong p-type conductivity; large concentrations of CN can pin the Fermi level 
at EV+0.9 eV, leading to semi-insulating layers. CN may also induce the formation of shallow 
acceptor-like levels in the EC – 3.31 eV to EC – 3.15 eV band [385], [401], [403], [407], [408], 
[411]–[413], [419], [428]–[431]. On the other hand, if C occupies interstitial positions, the 
resulting CI sites are believed to introduce a deep donor level in the upper part of the gap, with 
typical energies ranging from EC – 1.35 eV to EC – 1.2 eV [401], [403], [407], [412]. Other 
shallower levels at EC – 0.14 eV [422], EC – 0.4 eV [384], EC – 0.49 eV [422] and EC – 0.578 eV 
[421] have been tentatively ascribed to carbon- or hydrogen-related defects, with a speculative 































































































8.2 Trapping mechanisms 
Traps influence the electrical behavior of transistors since they are characterized by relatively long 
capture/emission times [356] and thus they charge up or discharge following fast bias changes 
more slowly than device capacitances that govern the “prompt” device response.   
Regardless of the nature of traps, i.e. whether they are associated to intrinsic crystallographic 
defects, unintentional or intentional impurities or defect-impurity complexes, only those traps that 
have a chance to change their charge state during the device functioning through capture or 
emission of mobile carriers can induce electrical effects of concern for the dynamic device 
performance. Based on these considerations, trapping mechanisms can be categorized as the 
combination of a trap location plus an associated charging/discharging path and type of involved 
mobile carriers. 
Traps can virtually be located in any semiconductor or dielectric layer as well as at interfaces, but 
locations that have more frequently been associated with harmful effects for GaN transistors 
include the device surface and the passivation within the gate-drain access region, the barrier, the 
buffer (including the interface with the barrier layer), and, if present, the gate dielectric (including 
the interface with the underlying semiconductor). The reported charging/discharging paths include 
all leakage currents from the device terminals (gate, source, drain, substrate), the 2DEG at the 
barrier/buffer interface in HEMTs and unrecessed or partially-recessed MIS-HEMTs or the 
channel at the dielectric/GaN interface in fully-recessed MIS-HEMTs, charge redistribution 
processes within floating C-doped buffer, as well as high-field mechanisms like field-enhanced 
emission, trap impact ionization, and Zener trapping. One or more of these paths can be activated 
depending on the applied device bias.  
Two general remarks that will apply to all effects described below, are as follows. 
1) Since all GaN transistors relevant for applications are n-channel field-effect transistors, traps 
can induce a reduction in the source-to-drain channel conductivity and, through this, in the drain 
current, if the negative trapped charge increases or the positive one decreases. These changes can 
either be the result of electron capture or hole emission. On the other hand, an increase in the 





























































































2) Trapping effects that take place in the device portion under the gate directly influence VT, 
whereas those occurring in the gate-drain access region impact the drain access resistance and the 
transconductance peak.    
Table 8 lists the major trapping mechanisms that have been reported in the literature classified in 
terms of trap location and corresponding charging/discharging path and type of involved mobile 
carriers. The different trapping mechanisms resulting from this classification will be described in 
more detail in the following sections.  
 
Table 8. Classification of major trapping mechanisms in terms of trap location, 
charging/discharging path and type of involved mobile carriers. 
Mechanism label Trap location Charging/discharging path (type of 
involved carriers) 
Su1 Surface in the G-D access region Gate contact (electrons) 
Su2 Surface in the G-D access region 2DEG (electrons) 
Ba1 Barrier 
 






Ba3 Barrier  Field-enhanced ionization (electrons) 
Ba4 p-GaN/AlGaN interface p-GaN (holes) 
Bu1 Buffer Source contact (electrons) 
Bu2 Buffer Gate contact (electrons) 
Bu3 Buffer Substrate contact (electrons) 
Bu4 Buffer 2DEG (electrons) 
Bu5 Buffer Zener trapping (valence-band electrons) 
Bu6 Barrier/buffer interface Zener trapping (valence-band electrons) 
Bu7 Barrier/buffer interface Trap impact ionization (electrons) 





























































































Bu9 C-doped buffer C doping (holes) 
Ox1 Gate dielectric Gate contact (electrons) 
Ox2 Dielectric/semiconductor interface Channel/2DEG (electrons) 










Figure 73. Schematic illustration of a selection of trapping mechanisms listed in Table 8, 
grouped according to bias conditions triggering the charging processes as follows: (a) off-
state conditions at sub-threshold VGS and large, positive VDS; (b) semi-on or power-state 
conditions at above-threshold VGS or large, positive VDS, respectively; (c) negative gate bias; 
(d) positive gate bias. Red circles and small bars represent electrons and traps, respectively. 











































































































































8.3 Surface traps in the gate-drain access region 
Surface traps in the gate-drain (G-D) access region (in following, simply, surface traps) can capture 
electrons injected by the gate contact in GaN HEMTs [mechanism Su1 in Table 8]. This occurs as 
the device is biased under off-state conditions, i.e. when the gate is biased below threshold, and a 
large, positive VDS is applied. Gate-injected electrons can leak across the passivation [358], [441]–
[443] or propagate through surface traps by a hopping mechanism [444], [445]. Trapped electrons 
are then slowly emitted by traps following the device switching to on-state conditions, i.e. zero or 
positive VGS with small, positive VDS.  To describe this mechanism, the “virtual gate” [358] 
concept has been used. In the early stage of the GaN HEMT development, this was the trapping 
process of major concern owing to the heavy limitation it could induce on the achievable RF output 
power and power-added efficiency. Passivation optimization [446], [447] and field-plate 
introduction [448], [449] were key to minimize it, thanks to a combination of surface defect density 
reduction (passivation optimization) and gate-drain electric field mitigation (field plates).  
Another possible charging path for surface traps is through trapping of 2DEG electrons gaining 
sufficient energy to overcome the barrier due to the AlGaN/GaN conduction-band offset [218], 
[450]–[453] [mechanism Su2 in Table 8]. This process requires the presence of channel hot 
electrons (CHE) and therefore an accumulated device operation under semi-on or power-state 
conditions (i.e. simultaneously high VGS or ID and VDS), like in RF power or hard-switching 
conditions. 
As far as the physical nature of surface traps is concerned, dominant discrete levels [57] as well as 
distributed interface states [58], [454]–[456] or border traps [457] have been reported.  
Finally, since these traps are located within the drain access region, their primary, detrimental 
effect is an increase in the drain access resistance and therefore a reduction in the transconductance 
peak. 
 
8.4 Barrier traps 
In GaN HEMTs barrier traps located under the gate can capture electrons injected by the gate 
contact following off-state biasing and slowly emit them as the device is turned to on-state 





























































































2DEG can instead be trapped by barrier traps located in the G-D access region [451] [mechanism 
Ba2 in Table 8]. The consequence is either a positive shift in VT or an increase in the drain access 
resistance, depending on whether traps are located under the gate or in the G-D access region. 
During drain voltage sweeps, donor-like barrier traps can be ionized by field-enhanced electron 
emission [458], [459] [mechanism Ba3 in Table 8], in this case inducing an increase in the output 
conductance sometimes termed “kink effect” (see Section 8.7.4). 
In normally-off p-GaN HEMTs, hole trapping can take place at the p-GaN/AlGaN interface under 
positive gate bias [88] [mechanism Ba4 in Table 8].  
 
8.5 Buffer traps 
Buffer traps are probably the major source of trapping effects in present-days GaN transistors, 
following the already mentioned advancements in surface passivation and the introduction of field 
plates, which resulted in the effective minimization of surface trapping effects.   
Buffer-trap effects have been associated with several different trapping mechanisms. The most 
straightforward charging path is through electrons originating, under off-state bias, from the source 
and/or gate contacts and forming the source-drain [460]–[462] [mechanism Bu1 in Table 8] and 
the gate-drain [362] [mechanism Bu2 in Table 8] leakage currents, respectively. At very large 
drain voltages (always under off-state conditions), the substrate leakage current come also into 
play, contributing to electron trapping into buffer traps mainly within the G-D access region under 
the drain contact [463] [mechanism Bu3 in Table 8]. Under semi-on and power-state bias 
conditions, on the other hand, energetic 2DEG electrons can be injected deeply into the buffer and 
get thereby trapped, mainly in the G-D access region [453], [464] [mechanism Bu4 in Table 8]. 
Other buffer trapping mechanisms that have been invoked include the capture of valence-band 
electrons through Zener processes involving traps in the buffer region under the gate edges [465] 
[mechanism Bu5 in Table 1], and at the barrier/buffer interface [466] [mechanism Bu6 in Table 
8]. Moreover, trap impact ionization by channel electrons has been proposed as a mechanism that 
can discharge traps at the barrier/buffer interface as the drain bias is increased above some critical 
voltage and resulting in the so-called “kink effect” in the device output characteristics [374] 





























































































With relevance to power transistors with C-doped buffer, peculiar trapping effects taking place in 
the weakly p-type buffer characterizing these devices have been explained by the so-called “leaky-
dielectric” model [467] to describe charge injection into the buffer region [mechanism Bu8 in 
Table 8] or by hole redistribution within the buffer itself [468] [mechanism Bu9 in Table 8]. 
As far as the physical origin of buffer traps is concerned, either GaN intrinsic defects [462], [469], 
[470] or intentional impurities have been correlated with the observed trapping effects. The latter 
are acceptor-like traps purposely introduced to suppress the n-type conductivity of GaN. Fe and C 
are the two species that are more commonly adopted.   
Fe is generally adopted for RF transistors [462], [471]. The dominant deep level introduced in the 
GaN bandgap by Fe doping is generally assumed to be energetically located at 0.5-0.6 eV from EC 
[389], [424]. As a result, the Fe-related level behaves as an acceptor-like electron trap.  
C is typically used for power devices [1] and can be incorporated (i) by tuning growth parameters 
to control the decomposition rate of TMGa and the incorporation of C from methyl group  
(autodoping [135], [472]), or (ii) by adding a C precursor (propane, methane, ethylene) [473] to 
CVD gas mixture (extrinsic doping). Early DLTS/DLOS measurements [474] and correlation with 
DFT calculations based on LDA approximation [475] suggested two deep levels related to C 
doping being the CN (acceptor) and CGa (donor) centers, respectively located at EV+0.14 eV (or 
equivalently EC-3.28 eV) and EC-0.11 eV. More accurate and recent hybrid-functional DFT 
calculations yielded CN at EV+0.9 eV and CGa above EC, along with other C-related centers inside 
the bandgap like interstitial CI center at EC-0.4 eV (acceptor) and the CGa-VN complex at EC-0.1 
eV (donor [440], [476], [477]). While there is nowadays a rather general consensus that trapping 
effects in C-doped GaN transistors are mainly related to the dominant CN traps, many simulation-
based works [163], [468], [478]–[483] suggest that some degree of auto-compensation between 
these acceptors and C-related donor traps must take place, reducing the effective acceptor density 
below the level of the introduced C concentration (especially in case of extrinsic C doping). On 
the other hand, higher donor concentration in GaN:C compared with donor density in undoped 
samples has been confirmed also experimentally [484]. The (EV+0.9 eV) level is anyway able to 
induce the compensation of the buffer region, for suitable concentrations. As mentioned above, 






























































































Regardless of whether they are related to intrinsic defects or intentional impurities, buffer traps are 
essential to compensate the unintentional n-type conductivity (related to VN, Si, O) of nitrides, 
therefore allowing for an abrupt channel pinch-off, reducing the source-drain leakage current and 
increasing the off-state breakdown voltage. Owing to this, buffer optimization requires a trade-off 
between trapping effects and breakdown voltage. In the case of doped buffers, this is typically 
achieved by switching off the impurity flow during growth at a designed distance from the channel 
at the barrier/buffer interface [461], [489].  
Similarly to barrier traps, buffer electron traps can lead to a positive shift in VT or an increase in 
the drain access resistance and RON depending on whether involved traps are located under the 
gate or in the G-D access region. Positive charge can also be accumulated in the buffer, leading to 
a decrease in RON, under specific conditions [467], [490].  
 
8.6 Gate-dielectric traps 
In transistors with an insulated-gate structure, like AlGaN/GaN MIS-HEMTs, also the gate oxide 
bulk and its interface with the underlying semiconducting region can act as trapping sites.  
As far as bulk oxide traps are concerned, the main charging/discharging path is through the gate 
electrode [mechanism Ox1 in Table 8], which can inject electrons into the gate dielectric at large 
and negative VGS [491], [492] and remove trapped electrons out of the device under positive VGS 
[493]. 
For interface and border traps, the main charging path is through electron injection from the device 
channel at the AlGaN/GaN interface (in MIS-HEMTs) or the GaN surface (in MOSFETs) 
[mechanism Ox2 in Table 8. Classification of major trapping mechanisms in terms of trap location, 
charging/discharging path and type of involved mobile carriers. Table 8], that can be triggered at 
positive VGS (forward-gate bias [368]). These traps can instead emit electrons at negative VGS 
[372].  
Another reported mechanism, specific to devices with a C-doped buffer, consists of hole capture 
into interface traps, where holes are provided by C-related acceptors in the buffer and not 






























































































Both bulk and interface dielectric traps affect the device performance through VT, by inducing 
instabilities on this crucial parameter [494]. These effects will be described in more detail in 
Section 8.7.3. 
 
8.7 Trapping effects 
In this section the major charge trapping effects observed in GaN transistors are reviewed and 
associated to the mechanism(s) put into evidence in the previous section. The correlation between 
trapping effects and related mechanisms is summarized in Table 9.  
Table 9. Major trapping effects in GaN transistors with associated, responsible mechanism(s) 
(labelled according to Table 1). 
Trapping effect Trapping mechanism(s) 
RF current collapse Su1, Su2, Ba1, Ba2, Bu1, Bu2, Bu4 
Dynamic RON Su1, Su2, Ba1, Ba2, Bu1, Bu2, Bu3, Bu4, Bu5, Bu6, Bu8, Bu9 
Negative-gate-bias VT instabilities Ox1, Ox2, Ox3, Bu5, Bu8 
Positive-gate-bias VT instabilities Ox1, Ox2 
Kink effect Ba3, Bu7, Bu8 
 
8.7.1 RF current collapse 
Considering RF amplification, the most harmful trap-related effect is the so-called RF current 
collapse [358], [359] resulting in a reduction in the maximum drain current and simultaneous 
increase in the minimum drain-source voltage explorable by the operating point during the RF 
sweep. The increase in the minimum drain-source voltage is also referred as knee-voltage walk-
out [358], [495]. The overall result is a compression in the RF output power and a degradation of 
the power added efficiency compared to the theoretical limits achievable by the given transistor 
that can be calculated from the DC output characteristics.  
Responsible mechanisms are related to electron trapping taking place under off-state or semi-on 
bias. Channel conductivity is weakened by this and can not promptly be restored as the dynamic 





























































































injection at large drain-gate voltage, by the source via source-drain leakage current due to the large 
drain-source voltage, or by the 2DEG channel under semi-on conditions.  Gate electrons can reach 
surface, barrier, as well as buffer traps, whereas source electrons can only get trapped into buffer 
traps. Channel hot electrons can be trapped by buffer, barrier or surface traps. Either VT or the 
drain access resistance or both parameters can in principle be increased, depending on whether 
electron trapping takes place under the gate, in the gate-drain access region or both. A major impact 
is typically associated to electron trapping within the gate-drain access region.  Optimization of 
surface passivation [446], [447] and introduction of field plates [448], [449] have comparatively 
decreased the role of surface and barrier traps as promoters of the RF current collapse, thanks to 
the mitigation of the electric field at the drain-end edge of the gate, leaving buffer electron trapping 
as the major responsible mechanisms, especially in technologies where compensating impurities 
(like Fe) are used in the buffer to increase the breakdown voltage [462], [496].   
These effects are illustrated in Figure 74, showing the dispersion of the pulsed output 
characteristics from a Fe-doped AlGaN/GaN HEMT.  
 
Figure 74. (a) Pulsed ID–VD curves measured starting from different quiescent bias points, in the 
OFF-state, on a sample of wafer D (highest Fe content). (b) Pulsed ID–VG curves measured 
starting from different quiescent bias points, in the OFF-state [same sample as in (a)], © 2014 
IEEE. Reprinted, with permission, from M. Meneghini et al., "Buffer Traps in Fe-Doped 
AlGaN/GaN HEMTs: Investigation of the Physical Properties Based on Pulsed and Transient 
Measurements," in IEEE Transactions on Electron Devices, vol. 61, no. 12, pp. 4070-4077, Dec. 






























































































8.7.2 Dynamic RON increase 
When GaN transistors are used in power switching converters, the most detrimental trap-related 
effect is the increase in the dynamic RON compared to its DC value, resulting in an undesirable 
increment in power losses [365], [497].  
Possible underlying mechanisms include all the electron trapping processes already described for 
RF current collapse, taking also place during the off-state phase of the switch-mode operation or 
during hard switching when large VDS and ID can temporarily co-exist. Channel conductivity, that 
is reduced by this increase in negative trapped charge, can not be restored promptly as the device 
is driven to on-state, thus leading to the dynamic RON increase.    
In addition to these mechanisms, there are additional trapping processes leading to dynamic RON 
increase that are specific to power transistors.  These include the electron trapping into buffer traps 
within the gate-drain access region induced by the substrate leakage current [365], [498]. The latter 
becomes comparable with gate and source leakage currents only at the very high drain voltages 
that are typically achieved in GaN power transistors only.  
Carbon doping is commonly adopted in the buffer region of power transistors to increase the 
blocking voltage. When this is the case, the carbon doped buffer can be the site for peculiar 
trapping mechanisms, that are mainly governed by the CN acceptor state at EV+0.9 eV [135], [470], 
[474]. Holes are emitted by these traps within the gate-drain access region when the device is in 
the OFF state, leading to an increase in the density of negatively-ionized CN acceptors, and 
therefore to a dynamic increase in the channel conductivity and RON [468], [479]. It has been 
shown that both RON increasing transients under off-state bias stress and subsequent RON recovery 
transients may be thermally activated with the same activation energy of 0.9 eV [499], [500]. This 
has been explained as the result of a thermally activated electron capture process [365], [498] or, 
alternatively, by means of a hole redistribution model [468], [501]. Recently, it was demonstrated 
that discharging and charging events in carbon-doped GaN layers (GaN:C) can be governed by 
transport properties of GaN:C (details can be found in [488]). 
Recent works have shown that the dynamic RON can exhibit a non-monotonic dependence on the 
off-state drain voltage [502]–[504], recovering to smaller values after reaching a maximum. This 
behavior has been explained by means of a “leaky dielectric” buffer model: at high off-state bias, 





























































































can be pushed to the bottom of the buffer, partially compensating the effect of the negatively-
ionized carbon acceptors [505]. A similar behavior was also attributed to holes generated by 
impact-ionization, discharging the ionized CN traps and thus attenuating the dynamic RON increase 
mechanism [482]. 
Some of the above effects are illustrated by Figure 75, showing the dynamic RON variation 




Figure 75. (a) Pulsed-IV curves measured at room temperature on a GaN-based power HEMT. (b) 
Dependence of on-resistance on the applied trapping bias (the four lines refer to four devices sitting 
on different locations on the wafer) [506]. Schematic representation of the mechanisms responsible 
for non-monotonic dynamic-Ron as a function of trapping voltage. Reprinted from "Trapping 
phenomena and degradation mechanisms in GaN-based power HEMTs", M. Meneghini et al., 
journal of Material Science in Semiconductor Processing, 






























































































8.7.3 Threshold-voltage instabilities in isolated-gate and p-GaN transistors 
To suppress the gate current, which is a requirement especially for power transistors, isolated-gate 
AlGaN/GaN MIS-HEMTs have been proposed and developed [1], [507]. These include both 
unrecessed or partially-recessed MIS-HEMTs, in which the gate dielectric is deposited onto the 
AlGaN barrier, and fully-recessed MIS-HEMTs, where the AlGaN barrier is completely removed 
under the gate region so that the gate dielectric is formed onto the GaN buffer region (while the 
2DEG at the AlGaN/GaN interface survives in the two access regions).    
In these transistor types, also the gate dielectric bulk and its interface with the underlying 
semiconductor can act as trapping sites. The most serious effects for device performance are the 
VT instabilities adding up to other trapping effects like dynamic RON. These instabilities are 
typically analyzed by applying either negative gate bias (NGB) or positive gate bias (PGB) stress 
voltages with zero drain-source voltage, with the aim of isolating VT effects from the drain access-
resistance ones [508]. 
For normally-on devices with negative threshold voltages of several volts, VT stability under NGB 
is, in particular, a critical aspect that needs careful evaluation during technology development. In 
normally-off devices, VT stability under PGB is instead of major concern.  In the latter devices, 
assessing the VT stability under NGB can be important as well, since a negative gate voltage can 
be applied to switch off the transistor, in order to prevent false turn-on and ensure safe operation 
against voltage spikes on the gate [509]. Moreover, NGB measurements are in any case a proxy 
for the off state operation, as similar, large values of drain-gate voltage can be achieved with both 
biasing conditions. 
As far as NGB effects are concerned, VT shifts of either negative (i.e. VT becoming more negative 
[372], [373], [510]) or positive (i.e. VT becoming more negative [491], [509], [511]) sign, as well 
as of both signs depending [465], [492] on applied bias, temperature, and stress time have been 
reported. The trapping mechanisms that have been held responsible for the negative VT shifts are: 
(a) electron emission from interface and/or border traps [372], [373], [492]; (b) decrease in the 
negatively ionized C-related acceptors in the buffer region under the gate [510], (c) hole capture 
into interface traps, where holes are provided by C-related acceptors and not necessarily by a high-





























































































(d) electron injection from the gate and consequent electron capture into gate dielectric traps [491], 
[492]; (e) hole-induced defect generation in the gate insulator [509], [511], [512] or interface state 
generation [465]; (f) Zener electron trapping into GaN traps localized under the gate edges [465]; 
(g) the recombination of holes provided by the C doping (and attracted to the device surface) with 
electrons injected from the gate [483]. 
Also PGB experiments can produce VT instabilities of both signs. More commonly, positive VT 
shifts are observed [373], [513], [514]. These are attributed to channel electron injection into 
interface or border traps [368], [513], [514]. Negative VT shifts under PGB have instead been 
explained as the result of electron removal from dielectric traps through the gate.  
VT stability of devices with p-GaN gate after PGB stress is of a great concern because of the 
normally-off operation [515]. By focusing on trap-related instabilities, electron injection from the 
2DEG into pre-existing defects in the AlGaN barrier (also occurring in HEMT and MIS-HEMT 
structures) has been reported to cause VT to shift positively. On the other hand, negative VT shifts 
have been attributed to trapping of holes at the p-GaN/AlGaN interface.  
Some of the above effects are illustrated by Figure 76, showing VT instabilities effects induced by 































































































Figure 76. VT instabilities effects induced by NGB ((a) and (b), © 2016 IEEE. Reprinted, with 
permission, from M. Meneghini et al., "Negative Bias-Induced Threshold Voltage Instability in 
GaN-on-Si Power HEMTs," in IEEE Electron Device Letters, vol. 37, no. 4, pp. 474-477, April 
2016, doi: 10.1109/LED.2016.2530693 [372]). VT instabilities effects induced by PGB (c), 
Reprinted from Microelectronics Reliability, Volume 55, I. Rossetto et al., "Impact of gate 
insulator on the dc and dynamic performance of AlGaN/GaN MIS-HEMTs", Pages 1692-1696, 
Copyright 2015, with permission from Elsevier [516]. 
 
8.7.4  “Kink” effect 
The “kink” effect is an operational instability emerging during a VDS sweep, by which the drain 
current in the saturation region is initially compressed and then increases, over a relatively narrow 





























































































transistors for RF amplifiers because it can result in transconductance compression and output 
conductance increase [374], [518], [519].  
Most recent works on this issue proposed that the kink effect can be caused by (i) impact ionization 
of traps in the channel or the barrier, with consequent emission of electrons [374], [520], [521] (ii) 
trapping of holes generated by trap-assisted tunneling into C-related traps [487], [522], (iii) field-
enhanced ionization of AlGaN barrier traps under the gate and near the GaN/AlGaN interface 
[459]. 
 
8.8 Traps characterization techniques 
Within this section an overview of different techniques adopted for the characterization of trapping 
phenomena will be provided. Pulsed IV characterization will initially be introduced. Even if it does 
not provide a quantitative characterization of traps activation energies, it is a widely used tool to 
highlight the presence of trapping phenomena. Deep-Level Transient Spectroscopy and Deep-
Level Optical Spectroscopy will then be discussed. Their combination provides the 
characterization of trap levels located within the full gap of GaN. Nevertheless, specific test 
structures are needed, making them difficult to apply directly on actual transistors. 
Characterization techniques based on the monitoring of device drain current evolution will then be 
introduced and the different methods will be commented. Monitoring of drain current for emission 
process characterization supposes that the emission process takes place when the device is biased 
in on-state. If traps experience said emission when the device is biased in off-state, it would be 
thus impossible to properly characterize them. On-the-fly characterization overcome this issue, 
allowing for the characterization of traps experiencing charge emission during off-state operation. 
Interface states can be characterized by specific measurement based on capacitance-voltage (C-V) 
and conductance-voltage (G-V). Finally, photoluminescence (PL) measurement technique will be 
briefly described. 
8.8.1 Pulsed IV 
As previously introduced, trap characterization can be carried out by means of several techniques. 
The most important measurement adopted to quickly identify the presence of trapping phenomena 
is pulsed-IV (PIV) characterization. The concept of this measurement is rather simple. The device 





























































































Synchronous and short voltage pulses, typically in the 100 ns-10 us range with a duty-cycle in the 
0.1 %-1 % range, are applied to the gate and drain terminals to evaluate the device I-V 
characteristics. The basic idea is that  traps are not able to reach their equilibrium condition during 
the short duration of the pulses. Therefore, the measurement yields the I-V characteristics of the 
device obtained with the traps filled at the condition set by the quiescent bias point. Since trap 
filling condition strongly depend on the applied voltages, comparing pulsed I-V obtained at 
different quiescent bias points quickly allows to evaluate the presence and in some way the amount 
of trapping phenomena. A typical set of pulsed I-V is performed by comparing at least three or 
more different quiescent bias points [445], [523], [524]: (i) the VGS=0 V,VDS=0 V QBP, which 
sets also the reference of the “fresh” device conditions; (ii) gate-lag effect is then evaluated with a 
QBP where VGS is held below the device threshold voltage and VDS=0 V; (iii) drain-lag effect is 
finally evaluated by a QBP with the device in off-state conditions and large VDS. Obviously, many 
other combinations can be considered by the three reported are the most used for device 
characterization. PIV characterization quickly offers an overview on device operation and a 
qualitative evaluation of the reduced device performance due to trapping phenomena. Some 
information on trap spatial localization might also be obtained by comparing results from different 
QBPs. If the device experiences a threshold voltage shift, trapping phenomena are likely to be 
confined within the device buffer layer and/or the barrier or insulator layer under the gate terminal 
[500]. On the other hand, a decrease in its transconductance might be related to an increase in 
access region resistance which might be induced by surface, barrier, or buffer traps [445].  
8.8.2 DLTS/DLOS 
Trap investigation has been an important topic since the beginning of the semiconductor device 
development. Capacitance transients are used to obtain information about an impurity level in the 
depletion region of a Schottky barrier or p-n junction. The measurement consists in observing the 
capacitance transient associated with the return to thermal equilibrium of the occupation of the 
level, following an initial nonequilibrium condition [525], [526] [Williams_JAP_1966, 
Sah_SolidState_1970]. One can thus measure the time constant of this capacitance transient as a 
function of temperature and obtain the activation energy for the level. An alternative method 
named deep-level transient spectroscopy (DLTS) was introduced in [527] (see Figure 77). DLTS 
is still based on capacitance transients but it allows a faster characterization. The essential feature 





























































































responds when it sees a transient with a rate within this window. Thus, if the emission rate of a 
trap is varied by varying the sample temperature, the instrument will show a response peak at the 
temperature where the trap emission rate is within the window. These emission rates are thermally 
activated and by the principle of detailed balance can be given as: 
 𝑒1 = (σ1𝑣1𝑁𝐷1/𝑔1) 𝑒𝑥𝑝(−Δ𝐸/𝑘𝑇) 32 
 
 
where σ1 is the minority-carrier capture cross section, 𝑣1 is the mean thermal velocity of minority 
carriers, 𝑁𝐷1is the effective density of states in the minority-carrier band, 𝑔1is the degeneracy of 
the trap level and Δ𝐸 is the energy separation between the trap level and the minority-carrier band. 
 
Figure 77: Majority-carrier pulse sequence which is used to produce a capacitance transient for a 
majority-carrier trap. The energy-vs-distance diagrams (with band bending omitted for simplicity) 
show the p+n junction depletion region (edges denoted by shaded lines) as well as the capture and 
emission processes and trap occupation before, during, and after a majority-carrier pulse. 
Reprinted from  D. V. Lang, "Deep‐level transient spectroscopy: A new method to characterize 
traps in semiconductors", Journal of Applied Physics 45 , 3023-3032 (1974), 





























































































While DLTS is still one of the most used techniques, it also shows some limitations. Impurity 
levels with a large activation energy result in a low emission rate, leading to transients with large, 
time constants whose evaluation could be masked by slow drifts [528]. A novel methodology was 
thus introduced in [529] with the name of deep-level optical spectroscopy (DLOS). DLOS is based 
on photostimulated capacitance transients measurements after electrical, thermal, or optical 
excitation of the sample. By increasing the energy of the photons impinging on the device, the 
optical cross section for the transition between the deep level and the conduction and valence band  
can be extracted. DLOS can provide information not only about the ionization energies of the 
levels, but also about the electron-phonon interaction and temperature dependence of the levels, 
i.e., about their relations with each band [529]. 
Due to its wide band-gap, the characterization of GaN material has typically carried out by 
combining both DLTS and DLOS measurements. DLTS is adopted for evaluating levels with 
activation energies below approximately 1 eV, while deeper levels are typically investigated by 
means of DLOS [474], [530], [531]. The combination of the two measurement techniques allows 
a full investigation of the trap level within the whole GaN band-gap. 
8.8.3 Current transients 
DLTS and DLOS techniques are typically applied to large area diodes, in order to have a well 
measurable capacitance value. When three terminal devices are tested, these techniques suffer 
from the low device capacitance (typically in the pF range), making them less appealing for trap 
characterization. Furthermore, the electric field distribution in actual transistors in normal bias 
conditions can be significantly different from that in large area diodes. Consequently, while DLTS 
and DLOS can definitely provide useful information on crystal impurities, they might not be able 
to provide a clear indication on the effects of said impurities on actual device dynamic operation. 
Trapping sensing in DLTS and DLOS is provided by evaluating capacitance transients induced by 
depletion region variations linked to the emission of trapped charge. On an actual device, the effect 
of charge emission can be monitored by evaluating the drain current evolution as the emission 
process takes place. In fact, an emission of trapped electrons will lead to a decrease in the fixed 
negative charge within the device, leading to an increase in its 2DEG concentration [532], and, 
therefore, an increase in its drain current. Drain current transients (DCTs) are typically evaluated 





























































































condition typically in off-state condition (corresponding to the application of a VGS below device 
VTH and large VDS). It should be stressed though that this is only one of the possible biasing 
conditions. Generally speaking, any variation in the device bias point can in principle lead to a 
variation in traps occupancy and thus cause during the emission process the observation of a DCTs. 
On the practical side, traps characterization based on device current variations can be performed 
by means of drain current DLTS (ID-DLTS) [533], [534], constant drain-current DLTS/DLOS 
(CID-DLTS/DLOS) [428], [535] or multiple DCTs measurements carried out at different 
temperatures [445], [536]. Pulsed drain-current methodologies have also been proposed, to 
characterize the de-trapping processes in absence of applied bias [537].  
8.8.3.1 ID-DLTS 
ID-DLTS [533], [534] is typically performed by applying a constant VDS voltage, to have a 
readable drain current. The gate terminal is periodically pulsed between a filling condition and a 
sensing condition (see Figure 78). The sensing condition is typically slightly above device 
threshold voltage, with the aim of obtaining a readable current level while at the same time 
reducing device self-heating effects. Monitoring the current transient over a certain temperature 
range allows to obtain a plot of the DLTS signal vs. temperature. The detection of peaks in DLTS 
spectra corresponds to the presence of a trap level, whose activation energy can be extracted by 






























































































Figure 78: Schematic illustration of response of the depletion layers: (a)–(d)represent the response 
of the depletion layer at the timing of tA1, tA2, tB1, and tB2 on the gate bias pulse, respectively, © 
2004 IEEE. Reprinted, with permission, from T. Okino et al., "Drain current DLTS of AlGaN-




The CID-DLTS/DLOS [428], [535] technique is based on a dynamic control of either the device 
gate or drain voltages with the aim of maintaining a fixed drain current in response to a thermally 
and optically stimulated trap emission. For a gate-controlled method, a constant and large enough 
VDS is applied to the device to have it working in its saturation region. The gate terminal is pulsed 
to the on-state to induce trap filling, and then lowered near pinch-off conditions. The dynamic 
control on VGS for maintaining a constant IDS will thus give rise to a VGS transient, that will thus 
be recorded. This condition is sensitive for trap levels located beneath the gate contact and 
affecting device VTH. For a drain-controlled method the device is biased in its linear region with 
low VDS and a VGS large enough to have a negligible forward transconductance gm. Filling 
condition is here obtained by biasing the device in pinch-off conditions with large VDS. The 





























































































particularly sensitive to traps located in the device access regions. The detection of peaks in either 
the temperature or optical spectra corresponds to the presence of a trap level, whose activation 
energy can be extracted by means of an Arrhenius plot [428], [535]. 
8.8.3.3 Multiple DCTs 
Multiple DCTs measurements provide an important advantage in reducing the number of 
measurements to be carried out, since DCTs are typically evaluated at some (5-10) temperature 
levels. On one hand this technique is rather simple and can easily applied to actual transistors. 
Voltage pulse generators or a load-line drain biasing network are required to switch the device 
between a filling and a sensing condition [538] (see Figure 79). Multiple DCTs however can yield 
results that might be strongly dependent from the device bias conditions used, and the method 
adopted for the analysis of DCTs required for Arrhenius plot extraction [536]. Additional 
comments on bias conditions and the DCTs analysis will be provided in the following subsections. 
  
Figure 79: (left) schematic representation of a system to switch the device between a filling and a 
sensing condition and (right) switching trajectories for device analysis, © 2014 IEEE. Reprinted, 
with permission, from D. Bisi et al., "High-voltage double-pulsed measurement system for GaN-
based power HEMTs," 2014 IEEE International Reliability Physics Symposium, 2014, pp. 






























































































8.8.3.4 Bias conditions 
DCTs can be recorded with a sensing condition lying in the linear [423], [539], [540] or in the 
saturation region [445], [541], [542]. Significantly different results might be obtained when 
comparing results obtained in the linear and saturation region [536]. Nevertheless, an accurate 
evaluation of the different DCTs response might be useful for spatially localize traps as suggested 
by [535]: a sensing condition in the linear region of the device with reasonably high VGS should 
highlight the effect of traps located within the device access regions. On the other hand, sensing 
in saturation near the pinch-off voltage, i.e. at low current level so that the effect of device access 
region can be minimized, should be more sensitive to the effect of traps located beneath the gate 
contact. Other phenomena that might significantly affect the results of DCTs analysis could be the 
presence of mechanisms affecting the DCTs time constants, i.e. device self-heating and electric 
field enhanced emission mechanisms. Self-heating by raising the local device temperatures 
enhances carrier emission process leading thus to an erroneous evaluation of the emission process. 
In other words, the de-trapping appears faster than it should be at the applied base-plate 
temperature [543]. Similarly field enhanced emission mechanisms such as Poole-Frenkel 
phenomena [544] will lead to an error like that introduced by device self-heating. Therefore, DCTs 
results needs to be carefully reviewed to avoid an erroneous estimation of the activation energy 
associated with the trap level causing the observed DCTs. Based on the comments and issues 
reported in this section, the authors would like to suggest that, to have an accurate estimation of 
the trap activation energy, VDS voltages applied during the sensing condition should be as low as 
possible, in order to reduce self-heating and electric field related enhanced emission. The use of 
pulsed-drain current transient (P-DCT) methodologies can also be effective to this aim, since the 
device is kept at zero bias during recovery, and short voltage pulses are used to sense the on-
resistance during the de-trapping phase [537]. 
8.8.3.5 Analysis of DCTs for time constant extraction 
The extraction of time constants at different temperatures is the process leading to the construction 
of the Arrhenius plot from which the trap activation energy is obtained. Several techniques can be 
used to this aim. A multi-exponential approach [539] can be adopted by least-square fitting the 
experimental data with the sum of several exponential functions, typically in the amount of few 





































































































By plotting the amplitude coefficients 𝑎𝑖 vs the time constants τ𝑖, the traps associated time 
constants can be inferred  by looking at the peaks of the spectra obtained, see for example Figure 
80. 
 
Figure 80: (a) Recovery transient of IDlin and (b) corresponding time-constant spectrum at−20◦C 
after applying a 1 s VDS=0 and VGS=−10 V trapping pulses, © 2011 IEEE. Reprinted, with 





























































































for GaN High Electron Mobility Transistors," in IEEE Transactions on Electron Devices, vol. 58, 
no. 1, pp. 132-140, Jan. 2011, doi: 10.1109/TED.2010.2087339 [539]. 
 
A different approach relies on the so called stretched exponential fitting [358], [445]. This method 
least-square fits the experimental data by means of stretched exponential functions, one for each 
of the low-pass or high-pass transitions observed in DCTs according to the equation: 
 








where n here is corresponds to the number of transitions observed in DCTs which typically ranges 
between 1 and 3. Note that each exponential function corresponds to potentially a different charge 
emission/capture process. The Arrhenius plot of each of the i-th process is then built using the τ𝑖 
values obtained at different temperatures. 
An alternative approach widely used is the analysis of the derivative of the DCT by the logarithm 
of time [423], [540]. Peaks in the derived spectra are used to locate the characteristic time constants 
of different traps and used to derive the emission energies. 
8.8.4 On-the-fly characterization 
The trap characterization methods based on the sensing of device drain current assume that the 
emission process takes place when the device is biased in on-state. Only in this way it is possible 
to observe current variations linked to charge emission processes. If said emission process would 
take place instead in off-state conditions, it would be impossible to perform a proper 
characterization. An example of a trap level behaving in such manner as been proposed in [479], 
where it has been suggested that carbon-doping might introduce a hole-trap whose emission 
process takes place during the biasing in off-state condition. The analysis of such a trap level can 
be performed then by means of the so called on-the-fly characterization [366], [545]. Basically, 
the device is biased in a condition promoting the charge emission process and it is periodically 





























































































a drain current evolution like that of DCTs and consequently extract traps activation energies using 
the methods previously described. 
8.8.5 Interface trap characterization by means of C-V and G-V measurements 
Surface states at metal-insulator-semiconductor interfaces are typically characterized by means of 
capacitance-voltage (C-V) and conductance-voltage (G-V). C-V measurement were proposed as a 
tool for evaluating surface-states density and energy distribution [546], [547]. The combination of 
both C-V and G-V measurements [548] can also be used to calculate the interface state density 
NSS, whose most accurate calculation can be obtained by means of the Nicollian-Goetzberger 
theory [549]. Said method presents some issue related to the need of an extensive data acquisition. 
An alternative method based on single-frequency approximation can also be used [550] which 




















where q is the electronic charge, A is the area of the capacitor, Gm,max is the peak value of 
conductance, ω = 2πf where f is the measurement frequency, Cox is the capacitance in accumulation 
region and Cm is the capacitance corresponding to Gm,max. This method has been successfully 
applied to the characterization of GaN based devices [551], [552], in which the G-V measurement 
[549] relies upon the assumption that energy losses and leakage currents in dielectrics are 
negligibly small [553]. To this end, quasi-static capacitance–voltage (QSCV) measurement [554] 
is rarely used in AlGaN/GaN HEMTs, because of the high leakage current associated with the 
Schottky gate [367]. To overcome the oxide leakage problem in GaN-based structures, high 
frequency C-V measurements (HFCV) are typically adopted [555]–[557]. Nevertheless, standard 
HFCV measurements performed at room temperature (RT) may not be adequate to characterize 
wide bandgap GaN and AlGaN interfaces [558] because of the extremely long time constants of 
deep interface traps. In fact, said deep levels are frozen at RT, thus requiring elevated temperature 
C-V measurement to accurately characterize the interfaces quality [551]. Recent papers pointed 





























































































semiconductor capacitors, and discussed the related implications [559] Other papers [560] 
proposed methodologies to analyze the interface state density of dielectric/GaN MIS devices. The 
wide bandgap of GaN limits hole generation at room temperature, allowing measurements in deep 
depletion. By a photoassisted high-frequency capacitance-voltage characterization, it is possible 
to measure the total interface state density throughout the bandgap, by using an above bandgap 
light source. 
8.8.6 Photoluminescence (PL) 
Photoluminescence spectroscopy (PL) is a commonly used technique for studying optical 
properties, measuring band-gap energy, determining phonon modes and identify energy levels due 
to impurities or defects [561], [562]. During PL measurements, a light with fixed energy above the 
energy-gap of the material being characterized is directed on the sample under test. Luminescence 
is then detected at different wavelengths and peaks can be observed in correspondence of allowed 
(radiative) transitions within the energy-gap of the semiconductor. One of the most famous result 
obtained by PL on GaN layer has been the so called yellow-band YL [563], [564]. PL is a relatively 
fast, contactless, and nondestructive technique and can provide very high spatial resolution. It thus 
offers the possibility to evaluate material properties from samples of various sizes (from microns 






























































































9 Degradation processes in GaN devices 
 
The possible device types and structures based on GaN have a huge variety, as well as many 
applications, and therefore a high number of possible degradation and failure modes may take 
place. In this section, we will review the most relevant ones, with reference to lateral and vertical 
devices. The discussion will be organized based on the operating conditions that lead to the 
detected effects. In the first part, the ON-state and OFF-state bias conditions will be discussed, since 
they are the most relevant ones for a power device. Then, the transition between the two phases 
will be considered, leading to additional degradation in the SEMI-ON-state. Finally, reliability in 
realistic environment will be analyzed, including the study of electrostatic discharge (ESD) and 




The on-state bias condition can be heavily stressful for several reasons. A large gate overdrive is 
usually desired, in order to increase the channel carrier density and, therefore, the maximum 
current levels, but this leads to a high voltage drop and electric field across the gate stack. 
Moreover, although the desired voltage drop on the device should be zero in on-state, to ensure 
maximum power transfer and no power loss, real devices may have voltage drops in the range of 
hundreds of millivolts. At the high operating current levels, this may cause a significant power 
dissipation and self-heating, that can be detrimental for long-term operation. 
 
9.1.1 Extrinsic degradation: the role of dielectrics 
 
A high gate overdrive can be dangerous for insulated gate devices, where the electric field in the 





























































































Even when this design rule is correctly achieved, the insulator can still show some degradation in 
its performance over time, due to a physical process called time-dependent dielectric breakdown 
(TDDB) and usually linked to defect percolation.[567] As shown in Figure 81 (a), before stress 
some defects are already present in the bulk of the oxide. When the device is stressed (Figure 81 
(b)), additional defects can be created by the high electric field or by the current flowing through 
the insulator. The spatial distribution of these defects is, in principle, random, but the presence of 
a pre-existing defect can alter the local energy configuration, leading to a higher electric field and, 
therefore, to a larger defect creation probability. Once enough defects are created and link up in a 
complete conduction path, as shown in Figure 81 (c), a large current can flow through the oxide, 
leading to a loss in isolation and to the possible catastrophic failure of the oxide if the power 
dissipation is too high. 
 
 
Figure 81: sketch of time-dependent dielectric breakdown caused by defect percolation. 





























































































breakdown in thin oxide layers: mechanisms, models and reliability prediction", Pages 1445-
1460., Copyright 1999, with permission from Elsevier [567]. 
 
Since the defect-creation process is field-assisted, operation of a device at a larger gate overdrive 
causes a faster degradation, as commonly observed; in reliability tests a β parameter of the Weibull 
distribution larger than 1 may be extrapolated, consistently with a degradation related to intrinsic 
causes.[568], [569] Before catastrophic failure occurs, detected effects on the device performance 
include increase in the gate leakage current due to the creation and destruction of the metastable 
conduction paths (see Figure 82) [570] and the increase in gate leakage absolute value,[571] but 
the effects on the device performance in terms of threshold voltage and drain current are 
minor.[571] The possible presence of hole trapping in the oxide, originated by impact ionization 
under the high electric field, has also been speculated.[569] 
 
 
Figure 82: Increase in gate leakage and metastable behavior caused by ON-state stress in a MIS-
HEMT, © 2015 IEEE. Reprinted, with permission, from T. Wu et al., "Time dependent dielectric 
breakdown (TDDB) evaluation of PE-ALD SiN gate dielectrics on AlGaN/GaN recessed gate 
D-mode MIS-HEMTs and E-mode MIS-FETs," 2015 IEEE International Reliability Physics 































































































The TDDB can affect not only lateral devices but also vertical ones, such as trench 
MOSFETs[339], [572] and FinFETs.[573] The results quoted above demonstrate the possibility 
of using electroluminescence measurements to pinpoint the location of the failure spots in the 
device, and of limiting the current during the catastrophic failure to avoid extensive damage to the 
sample, leaving a failure analysis feasible on the detected spot. Additionally, a careful design of 
the insulator composition and bilayer structure can significantly improve robustness and 
lifetime.[572] In the case of trench transistors, numerical simulations show electric field crowding 
at the trench edges,[339] whereas in the FinFETs it is located at the corner of the dielectric, at the 
































































































Figure 83: numerical simulations of the electric field in (top) trench MOSFETs and (bottom) 
FinFETs. Reprinted from "Use of Bilayer Gate Insulator in GaN-on-Si Vertical Trench 
MOSFETs: Impact on Performance and Reliability", K. Mukherjee et al., 
https://doi.org/10.3390/ma13214740, licensed under CC BY 4.0 [339]. Reprinted from 
Microelectronics Reliability, Volumes 88-90, M. Ruzzarin et al., "Degradation of vertical 
GaN-on-GaN fin transistors: Step-stress and constant voltage experiments", Pages 620-626, 































































































9.1.2 Degradation of p-GaN gate stacks 
 
In order to achieve normally-off operation, the most common approach is to use a p-GaN gate 
layer, as discussed in Section 6.2.4. Under the strong gate overdrive of typical operating conditions 
and with the channel formed, a large voltage drop and electric field is present in the thin p-GaN 
layer (especially in presence of a Schottky metal/p-GaN contact), leading to possible reliability 
issues [574]–[576]. 
When a stress below the catastrophic failure is applied, a time-dependent degradation process 
might still be present, leading to sudden jumps and a larger noise in the gate current level.[577] 
The jumps are associated to the appearance of additional electroluminescence spots at the gate 
edge, suggesting that conductive paths are created in the gate stack due to a defect generation and 
percolation process, similar to what was found in the case of dielectrics in the previous 
section.[578] Early reports suggested that the traps are created due to impact ionization of electrons 
injected from the channel into the p-GaN region and accelerated by the high electric field.[579] 
This idea still needs to be supported by spectral electroluminescence measurements; so far, no 
band-to-band recombination and only bremsstrahlung and yellow luminescence,[578] or other 
sub-bandgap wavelengths have been detected.[580] Tallarico et al. [581] investigated HEMTs with 
a p-type gate, with a Schottky metal/p-GaN junction: they showed that during stress a large voltage 
drop falls on the depleted region of the p-GaN, and this contributes to the percolation process.  
An additional similarity with the dielectric degradation is the exponential dependence of the time-
to-failure on the stress voltage, which is also found to be Weibull-distributed. The shape parameter 
β has been reported to be lower than 1, suggesting an extrinsic breakdown mechanism,[578], [582], 
and greater than 1, as in recent reports.[580], [583] The degradation should happen at the edge of 
the gate, as suggested by the aforementioned EL measurements and by tests of devices with 
different gate width and gate length.[584] This is supported by results of numerical simulations 
(Figure 84), showing that the electric field value is maximum at the edge of the p-GaN and lower 
in the center of the p-GaN.[578] Stoffels et al. suggested that under constant voltage stress the pin 
diode formed by the p-GaN/AlGaN/GaN stack is positively biased. A current flows over the 
barrier, thus promoting a current-dependent degradation and the formation of percolation paths 





























































































lifetime can be obtained by modifying the barrier growth conditions (e.g. by increasing the Al 
mole fraction from 20 % to 25 % as in Ref. [585]).  
 
 
Figure 84: Numerical simulations of the electric field distribution in the p-GaN and AlGaN 
barrier during high gate bias stress, © 2016 IEEE. Reprinted, with permission, from I. Rossetto 




























































































Transactions on Electron Devices, vol. 63, no. 6, pp. 2334-2339, June 2016, doi: 
10.1109/TED.2016.2553721 [578]. 
 
Even though the degradation is found to be faster at higher temperature,[584] a different behavior 
can be seen in case of more complex degradation processes.[586]–[589] In [586], the degradation 
is supposed to be enhanced by the accumulation of positive charges at the p-GaN/AlGaN interface, 
which promotes the injection of electrons from the channel into the p-GaN, with consequent 
degradation. Higher temperature leads to more hole release, therefore improving the reliability. 
The presence of the hole trapping is confirmed by the fact that the gate current decreases during 
stress, due to the electrostatic repulsion between the injected and trapped holes. This degradation 
process is sketched in Figure 85, which also shows the electroluminescence distribution and the 
correlation between the electroluminescence intensity and the gate current. It is worth mentioning 
that carrier acceleration and impact ionization are also less prominent at high temperatures, due to 































































































Figure 85: (a) spatial distribution of the electroluminescence and (b) its correlation with the gate 
current. (c-d) sketch of the degradation process leading to a higher robustness at high 
temperature in p-GaN gate devices. Reprinted from F. Masin et al., "Positive temperature 
dependence of time-dependent breakdown of GaN-on-Si E-mode HEMTs under positive gate 
stress", Applied Physics Letters 115, 052103 (2019) https://doi.org/10.1063/1.5109301, with the 
permission of AIP Publishing [586]. 
 
9.1.3 Vertical devices 
 
Some results on the degradation of vertical devices were already discussed in section 9.1.1, since 
they were related to dielectric degradation, but other processes are exclusive to vertical structures 





























































































In the case of vertical p-n--n diodes and vertical junction field-effect transistors, most of the failures 
in common reliability tests (HTRB, HTOL, THB, TC) are related to the substrate quality, the 
substrate miscut angle and the morphology of the surface after the epitaxial growth.[590] 
More detailed studies on pn vertical diodes show that forward bias stress induces an increase in 
series resistance, in turn-on voltage and in forward and reverse leakage current, as well as a 
reduction in the optical power emitted by diode due to band-to-band recombination in forward 
bias.[591] The variation in series resistance and optical power are well correlated, and their 
variation has a  square root dependence on time, as shown in Figure 86. All the experimental results 
can be explained according to the following model. During stress, the flow of carriers, aided by 
the temperature, can break the residual Mg-H bonds that are still present after the Mg activation 
phase done during growth. Hydrogen interstitials can then diffuse following the concentration 
gradient towards the n-type material. The diffusing hydrogen can passivate Mg atoms closer to the 
p-n interface, decreasing the hole concentration. This causes an increase in the turn-on voltage and 
the reduction in the amount of holes available for radiative recombination. The dependence on the 
square root of stress time is a common signature of diffusion-related degradation, being originated 



































































































Figure 86: (top) Schematic cross-section of the vertical GaN pn diode; (bottom) Dependence of 
the increase in the series resistance and of the decrease in electroluminescence intensity on the 
square root of stress time. Reprinted from Microelectronics Reliability, Volumes 88-90, E. 
Fabris et al., "Degradation of GaN-on-GaN vertical diodes submitted to high current stress", 
Pages 568-571, Copyright 2018, with permission from Elsevier [591]. 
 
9.1.4 RF stress 
 
Operation in radiofrequency (RF) conditions is not relevant for power devices but only for 
amplifiers, but a useful conclusion can be drawn by the analysis of the difference in degradation 
between DC and RF conditions. 
In the case of RF devices, a common degradation cause is the presence of hot electrons in near 
pinch-off conditions, especially when short channel effects and poor carrier confinement play a 
role due to the reduced gate length. Since the process is influenced by the source-drain leakage, a 
correct compensation of the buffer conductivity can significantly improve the reliability of the 
devices, with Fe and C co-doping leading to the best results.[593] The degradation mechanism is 
field-driven, as suggested by tests on devices with and without field-plates.[594] A RF stress 
usually induces small variations in the DC performance of state-of-the art devices, mainly a 
lowering of the saturation current and a decrease in gate leakage,[595] but the generation of defects 





























































































threshold voltage is also observed sometimes, due to the presence of traps in the cap and barrier 
layer.[597] 
The important conclusion comes from the comparison between devices stressed in DC and RF 
conditions, showing different degradation modes and a stronger degradation in the RF case.[597] 
This suggests that, even for power devices, it may be important to test the degradation not only in 
ON-state, OFF-state and SEMI-ON-state separately, but to test it also in the real switching pattern, to 
take into account the interplay between the different mechanisms and time dependence occurring 





The OFF-state bias condition can be highly stressful for a power device, due to the high electric 
field present, on average, in the blocking region and peaking in critical device regions, such as the 
sharp corners and the gate edge. The electric field can cause damage to materials that are part of 
the device without being the semiconductor itself, such as the insulators for passivation and gate 
isolation. Other processes may involve the breakdown of GaN itself. In addition, interaction with 
the external atmosphere may promote field-assisted chemical reactions. In some cases, the high 
electric field can also be present together with a high current density, such as during avalanche 
conduction. In the following, we will discuss all these possibilities. 
 
9.2.1 Extrinsic degradation: the role of dielectrics 
 
As discussed in section 9.1.1, degradation of the dielectrics is usually present in ON-state stress 
conditions, since the voltage drop across the gate insulator is the highest, whereas in OFF-state 
stress the large voltage drop in the depleted semiconductor mitigates the electric field across the 
gate stack. Therefore, some of the results already presented in section 9.1.1 still hold, even when 





























































































location of weak spots corresponding to electric field peaks[573], and the negative[566] or 
positive[600] threshold voltage shift related to defect generation, which may also cause worse 
dynamic performance.[566] 
Nevertheless, additional dielectrics are present in the complex structure of a state-of-the-art GaN 
power devices, such as the ones used for passivation and isolation of the field-plates. Their 
degradation results in an increase in gate leakage level and noise, eventually leading to catastrophic 
failure even significantly below the breakdown voltage of the device; dielectric degradation is 
typically characterized by an exponential dependence of the average time to failure on the stress 
voltage.[601] In this case, the shape parameter β of the Weibull distribution is lower than 1, 
suggesting that reliability is limited by extrinsic factors. A possible origin for this experimental 
behavior is the degradation of the silicon nitride used for the passivation and field plate isolation. 
As can be seen through numerical simulations (Figure 87 (a)), in the case described in [601], in 
off-state conditions the peak of the electric field is located in the silicon nitride, in proximity of 
the edge of the gate overhang on the drain side, and the value is ~6 MV/cm, comparable with the 
theoretical breakdown electric field (∼ 6 MV/cm). [601] The electric field in the AlGaN barrier is 
lower than 3 MV/cm, therefore degradation in this layer is unlikely. This hypothesis can be 
confirmed by locating the failure spot by means of electroluminescence measurements (Figure 87 
(c)) and performing cross-sectional transmission electron microscope (TEM) failure analysis on 
it.[150] As can be seen in Figure 87 (b), the damaged region starts at the edge of the gate region 































































































Figure 87: (a) TEM cross-section analysis is able to identify the degradation caused by (b) the 
peak in electric field at the edge of the gate head (as obtained by numerical simulations), 
located by means of (c) electroluminescence measurements, © 2015 IEEE. Reprinted, with 
permission, from M. Meneghini et al., "Extensive Investigation of Time-Dependent 
Breakdown of GaN-HEMTs Submitted to OFF-State Stress," in IEEE Transactions on 
Electron Devices, vol. 62, no. 8, pp. 2549-2554, Aug. 2015, doi: 10.1109/TED.2015.2446032. 
[601]. © 2016 IEEE. Reprinted, with permission, from I. Rossetto et al., "Field-Related Failure 
of GaN-on-Si HEMTs: Dependence on Device Geometry and Passivation," in IEEE 
Transactions on Electron Devices, vol. 64, no. 1, pp. 73-77, Jan. 2017, doi: 
10.1109/TED.2016.2623774 [150]. 
 
The mechanism can be further confirmed and solved by changing the vertical conductivity in the 
epilayer, leading to a different grounding of the floating buffer and, therefore, to a larger 2DEG 
retraction in the case of the improved devices, as shown in the numerical simulations in Figure 88 
(d).[601] This leads to a significantly lower electric field in the silicon nitride for the second 
generation of devices (Figure 88 (a-c)) and to an improvement in the time-to-failure of more than 




































































































Figure 88: (a-c) improved devices with different grounding of the floating buffer have a lower 
electric field due to (d) the larger 2DEG retraction. (e) this change leads to an increase in time-
to-failure by more than three orders of magnitude, © 2015 IEEE. Reprinted, with permission, 
from M. Meneghini et al., "Extensive Investigation of Time-Dependent Breakdown of GaN-
HEMTs Submitted to OFF-State Stress," in IEEE Transactions on Electron Devices, vol. 62, 
no. 8, pp. 2549-2554, Aug. 2015, doi: 10.1109/TED.2015.2446032 [601]. 
 
A second possible solution is to change the length of the gate head at the drain side, limiting the 
peak electric field, or to add an extra SiN layer under the gate head.[150][602] 
 
































































































9.2.2.1 Converse piezoelectric effect 
 
As discussed in Section 4, GaN is a polar material. Any polar material, when submitted to a 
compressive or tensile mechanical stress, builds a potential across itself, and this behavior is called 
direct piezoelectric effect. In polar materials the opposite is also true. An external voltage applied 
in the direction of the polarization vector may cause an expansion or a contraction of the material: 
this is called the converse (or inverse) piezoelectric effect. 
This behavior is not only theoretical, but can be experimentally measured by means of 
interferometric techniques on GaN crystals.[603] The amount of displacement caused by different 
voltages applied to a 2.5 µm thick single crystal [0001] GaN film is shown in Figure 89, and 
corresponds to a displacement of 0.05 nm at an electric field of 64000 V/cm, i.e. to a displacement 
of 1.56 nm at an electric field of 2 MV/cm. The electric field peak found close to the gate edge at 
the drain side in common HEMT devices is close or can even exceed this value, even in presence 
of multiple field plates, in common high power operation. Therefore, one may wonder if this level 
of displacement (without considering the different value of the piezoelectric coefficients between 
the reported GaN film and the AlGaN of the barrier) can cause damage to the device and limit its 
reliability. Of course, a localized electric field would not be enough to produce a displacement, 
since the lattice would build up strain to accommodate for the expected local displacement, but the 
levels of piezoelectric stress originated by the expected variation can be very high, in the order of 































































































Figure 89: GaN displacement measured at various applied voltages. Reprinted from   I. L. Guy 
et al.,"Extensional piezoelectric coefficients of gallium nitride and aluminum nitride", Applied 
Physics Letters 75, 4133-4135 (1999) https://doi.org/10.1063/1.125560, with the permission of 
AIP Publishing [603]. 
 
This idea was proposed for the first time in 2006,[606] and a lot of work has been done to identify 
this mechanism in the following years. Specific tests have found the presence of a critical gate or 
drain voltage for the degradation, consistent with the build-up of a critical amount of strain in the 
structure before relaxation and formation of defects takes place.[606] When stressed above the 
critical voltage, an increase in charge trapping inside the AlGaN barrier takes place, consistently 
with the generation of defects in that region, whereas the trapping in the buffer remains 
unaffected.[607] By means of stresses at different gate voltages and current levels it was possible 
to exclude any effect of the hot electrons in the process, since the stress current was found to have 
no impact on the critical voltage value.[608] The generation of cracks only at the drain side of the 
gate taking place above the critical voltage, without any impact in the degradation of temperature 





























































































The generation of indentations, pits and grooves at the drain side of the gate edge was confirmed 
also by atomic force microscope (AFM) and scanning electron microscope (SEM) testing of 
stressed devices after chemical etching of the gate metal, as shown in Figure 90. At least some of 
the new pits form without the presence of any pre-existing defects, consistently with the inverse 
piezoelectric effect. The defects act as gate leakage paths, may reduce the maximum drain current 
and favor the charge trapping in the device. 
 
 
Figure 90: formation of grooves and pits in devices stressed at increasing drain-gate voltage. 
Reprinted from Prashanth Makaram et al., "Evolution of structural defects associated with 
electrical degradation in AlGaN/GaN high electron mobility transistors", Applied Physics 































































































9.2.2.2 Electrochemical degradation 
 
The formation of localized damage at the edge of the gate can be visible even below the critical 
voltage, due to other processes involving chemical reactions. 
When devices are stressed in reverse gate bias conditions, particles and stringers appear along the 
gate edge, both at the source and the drain side, as shown in Figure 91 (a-c) [611]. Their chemical 
composition can be determined by Auger electron spectroscopy (AES), reported in Figure 91 (d), 
highlighting an oxygen-rich composition and the presence of gallium. The quantitative analysis is 
compatible with the formation of Ga2O3 and Al2O3. After metal removal, the presence of large pits 
below each oxide particle is clearly visible (Figure 91 (e)). By changing the polarity of the stress 
bias on the gate-source and gate-drain diodes, it is possible to demonstrate that the oxide forms 
where the electric field is the highest. By testing devices in vacuum it was possible to demonstrate 
that the oxide only forms when oxygen is present in the atmosphere, and it is supposed that oxygen 































































































Figure 91: (a-c) top view SEM images of an HEMT stressed at reverse gate bias for increasing 
periods of time. The chemical composition of the stringers is shown in (d), and (e) shows the 
pits that form below them. (f) shows an AFM profile of a representative source to drain region. 
Reprinted from Feng Gao et al., "Role of oxygen in the OFF-state degradation of AlGaN/GaN 
high electron mobility transistors", Applied Physics Letters 99, 223506 (2011) 
https://doi.org/10.1063/1.3665065 , with the permission of AIP Publishing [611]. 
 
Similar effects can be produced by reaction with hydroxyl groups (OH-) or water.[612] In this 
case, the degradation happens due to anodic oxidation of the AlGaN layer in the electrochemical 
cell composed of the gate metal, the passivation layer and the barrier, aided by water and by the 
presence of holes. The main effects are a degradation in drain current and dynamic performance, 





























































































It is also suggested that an exclusion zone can appear around the pits, where no additional 
degradation spots can be formed, as the result of the consumption of mobile species in the 
electrochemical reaction.[613] 
 
9.2.2.3 Time-dependent breakdown of GaN epitaxial stacks 
 
The results presented in section 9.1.2 for the p-GaN degradation show trends comparable to the 
ones reported in section 9.1.1 for the time-dependent dielectric breakdown degradation, namely 
the Weibull distribution of the failure time and its exponential dependence on the stress voltage. 
One can then wonder if GaN itself, when deeply depleted, can behave as a dielectric and experience 
a TDDB-like degradation process. In general, detecting a TDDB process in a full GaN power 
device can be complex, due to the large number of parts and materials it is composed of, each of 
them possibly contributing to the degradation as discussed in this Section 9. Moreover, if a device 
is not fully vertical, both a lateral and a vertical electric field are present, further complicating the 
analysis. Therefore, even though the presence of GaN TDDB was suggested in the past, no 
demonstration excluding other possible causes was provided.[614], [615] For this reason, the first 
conclusive demonstration of time-dependent dielectric breakdown in the GaN itself was done on 
optoelectronic devices.[616] LEDs have an intrinsic vertical structure, no complex parts such as 
field plates, gate with various geometries, blocking dielectrics or engineered passivation, and are 
already at a high technology readiness level, allowing for testing of stable and reliable devices 
with no reliability and behavioral issues, which is not the case for fully-vertical power devices. 
The experimental tests, carried out in reverse bias condition, confirm that GaN behaves as a leaky 
dielectric when deeply depleted, that the time-to-failure has an exponential dependence on the 
stress electric field, and that it is Weibull distributed.[616] The extrapolated shape parameter β is 
4.43, confirming that the devices under test show an intrinsic failure behavior. Consistent results 
were obtained also on GaN-on-Si stacks used for the fabrication of GaN transistors. It was 
demonstrated that when submitted to drain-to-substrate (2 terminal) stress, AlGaN/GaN transistors 
can show a time-dependent degradation, which is Weibull distributed, significantly field-





























































































percolation process, leading to the generation of localized shunt paths between drain and substrate. 
[617] 
 
9.2.2.4 Buffer decomposition experiments 
 
When a lateral power device is biased in the off-state, a large voltage drop is present in all the 
layers from drain to substrate, which usually include the AlN nucleation layer, an AlGaN buffer 
and a carbon-doped GaN buffer. Understanding which of these layers has the strongest impact on 
the vertical breakdown voltage and on device reliability is a critical task for improving the final 
behavior. This can be done by testing separate structures, where the growth has been stopped after 
each of the single layers above the Si substrate, to form AlN/Si, AlGaN/AlN/Si, and 
C:GaN/AlGaN/AlN/Si stacks.[618] [619] This way, the variation in reliability (and charge 
trapping) induced by each layer can be analyzed independently. In order to do this, a mandatory 
technical requirement is the processing of good ohmic contacts on top of each layer, a non-trivial 
task on low-conductivity and wide-bandgap materials. 
The analysis of AlN layers directly grown on a Si substrate indicated a breakdown field of 3.25 
MV/cm, which is significantly lower than that of high-quality crystalline AlN. The difference is 
ascribed to the presence (and high density) of vertical leakage paths, involving V-pits and 
threading dislocations. This value further decreases with temperature (see Figure 92) [619]. To 
explain this temperature dependence, the failure voltage was plotted against the leakage current. 
Samples with higher leakage showed a lower breakdown voltage, and a lower breakdown field, of 
the AlN nucleation layers. The flow of current at localized defects may lead to premature 
breakdown. This argument was used to explain why the breakdown field of AlN grown on Si (3.25 
MV/cm) is much lower than that of high quality crystalline AlN (up to 12 MV/cm). 
In addition, it was demonstrated that the AlN/Si structures show trapping of negative charge, which 
has been ascribed to the injection of electrons from the Si substrate towards deep traps located in 
the AlN. By adding an AlGaN layer on top of the AlN, it is possible to significantly reduce the 
density of defects, and this results in a more uniform sample-to-sample leakage current. A strong 





























































































this case, the structures analyzed in [619] showed breakdown voltages larger than 800 V. It is 
worth noticing that the presence of a C:GaN layer can result in positive charge trapping. This is 
ascribed to the presence of holes from C:GaN, that are trapped at the GaN/AlGaN interface, 
leading to the storage of positive charge in the buffer. 
 
In the case of the AlN/Si stacks under analysis, the leakage current originates, as confirmed by 
numerical simulations, from the series connection of equivalent AlN/n+-Si and n+-Si/p-Si 
junctions, due to the presence of an inversion layer at the interface.[620] The limiting factors are 
the p-doping level of the Si substrate and the electric field at the interface, since both of them 





Figure 92: Dependence on temperature of the failure voltage of AlN/Si layers, and its correlation 
with the leakage level. Reprinted from "Vertical Leakage in GaN-on-Si Stacks Investigated by 
a Buffer Decomposition Experiment", A. Tajalli et al., https://doi.org/10.3390/mi11010101, 
licensed under CC BY 4.0 [619]. 
 
9.2.2.5 Avalanche operation and walkout (in vertical devices) 
As already mentioned for AlN in Section 9.2.2.4, in general the breakdown of (Al)GaN-on-Si is 





























































































devices (having significantly lower dislocation densities compared to GaN-on-Si) can withstand 
higher electric fields, and reach the avalanche regime. The impact ionization coefficients for GaN 
have been recently estimated, as summarized in Table 10 [621]. 
 α (cm
−1) β (cm−1) 
Ji et al. [622] 2.11 × 109exp(−3.689 × 107/E) 4.39 × 106exp(−1.8 × 107/E) 
Cao et al. [623] 4.48 × 108exp(−3.39 × 107/E) 7.13 × 106exp(−1.46 × 107/E) 
Maeda et al. [624] 2.69 × 107exp(−2.27 × 107/E) 4.32 × 106exp(−1.31 × 107/E) 
Table 10: Estimated impact ionization coefficients in GaN [621] 
 
Avalanche operation is not an unwanted side-effect but a desired feature, especially in power 
diodes, since it allows them to withstand surge events.  
However, one needs to consider that if the structure is not optimized, operation in avalanche mode 
may be detrimental for the reliability of the devices, due to the high electric field and to the 
presence of a large number of highly-energetic carriers. The former can cause failure due to non-
optimal termination and electric field peak at the bevel surface,[625] whereas the latter can create 
significant lattice damage.[626] 
The actual defect species responding during avalanche operation is not yet clear, but a possible 
hypothesis is that carbon in nitrogen substitutional position (CN) may be involved. These defects 
create a wide range of effects, including an increase in series resistance and leakage current, a 
variation in the turn-on voltage, an increase in avalanche breakdown voltage (avalanche walkout 
[627]) and a worsening of the dynamic performance. The analysis is made more complex by the 
large variations in vertical electric field in the lateral direction, as summarized in Figure 93. In the 
high-field region, the avalanche condition and the high current conduction causes damage creation 
and trapping of a part of the flowing charges, whereas in the medium field region no avalanche is 
present, only a negligible amount of current is flowing and therefore the main effect is field-
assisted de-trapping of native charge. When the device is moved to measure bias condition, the 

































































































Figure 93: summary of the possible effects taking place in a vertical GaN power diode during 
stress in avalanche conduction, © 2020 IEEE. Reprinted, with permission, from C. De Santi et 
al., "GaN Vertical p–i–n Diodes in Avalanche Regime: Time-Dependent Behavior and 

































































































In real operating conditions, a power switch is not limited only to ON-state and OFF-state bias 
points. During the turn-ON and turn-OFF transitions, the presence of the internal and parasitic 
capacitances prevents an instantaneous variation of the voltage at the terminals of the device, 
therefore a relatively high voltage at the drain can still be present when the gate voltage is already 
close to the threshold value. This bias condition is called SEMI-ON-state, because the conductive 
channel is partially formed. Depending on the residual drain voltage during the transition, in SEMI-
ON-state state a relatively large amount of electrons in the channel can be accelerated by a large 
electric field, causing the flow of highly-energetic (hot) carriers in the device that can be 
detrimental for its reliability. 
The main effects a SEMI-ON-state stress can cause on a transistor include a worsening of the 
isolation properties of the gate diode, threshold voltage shifts, increase in ON-resistance, decrease 
in transconductance peak value, change in peak electric field, knee walkout and increase in drain-
lag transient amplitude [628], [629]. These changes may be ascribed to the increase in defect 
concentration close to the channel region, shown in Figure 94, caused by the energy exchange 
between the hot electrons and the crystal lattice, as can be detected by several deep level 
characterization techniques applied during stress [629]. The specific microscopic configuration of 
the deep level causing the detected variations can change depending on the device growth 
conditions, structure and processing. Recent papers investigated the effect of hot electrons on the 
dynamic on-resistance of AlGaN/GaN high-electron mobility transistors subject to semi-on stress. 
The additional dynamic-Ron detected in semi-on state was ascribed to hot-electron trapping at the 
passivation/AlGaN interface [630].  
Specific circuits [453], [631]–[633] can be used to test the degradation of GaN HEMTs induced 
by hot-electrons. A promising approach was proposed in [633], [634], based on the use of 
switching setups capable of monitoring on-wafer the effects of semi-on stress. By tuning the 
capacitance at the drain node, it is possible to control the amount of energy/charge released during 
hard switching events, and to evaluate the effect of stress on the devices. The comparison of results 
obtained via different techniques [537], indicated that hot-electron trapping is a very fast process, 





























































































of the switching locus, the power dissipated during the turn-on transitions, and the dynamic on-
resistance of the devices (see an example in Figure 95). The kinetics of hot-electron trapping were 

































































































Figure 94: (a) increase in amplitude of the drain-lag transient caused by SEMI-ON-stress, and (b) 
corresponding increase in defect density detected by CID-DLOS, © 2012 IEEE. Reprinted, with 
permission, from A. Sasikumar et al., "Direct correlation between specific trap formation and 
electric stress-induced degradation in MBE-grown AlGaN/GaN HEMTs," 2012 IEEE 






Figure 95: Switching locus curve (a) comparing purely resistive switching and hard switching, (b) 
applying different stress voltages (VDD). The trajectory confirms the hard switching condition 
during the turn-on transition. (c) Power dissipated during the turn-on transition. The power peak 
increases with increasing the stress voltage VDD. N. Modolo et al., "Understanding the effects of 
off-state and hard-switching stress in gallium nitride-based power transistors", Journal of 
Semiconductor Science and Technology, Volume 36, Issue 1, 014001, 12 November 2020; 
https://doi.org/10.1088/1361-6641/abc456; © IOP Publishing. Reproduced with permission. All 
rights reserved [537]. 
 
In the specific case of gate injection transistors (GITs), a destructive positive feedback loop 
initiated by the hot electrons created during SEMI-ON-stress can lead to a rapid increase in the 
electric field at the drain side and to the failure of the device. [599][636] This issue can be solved 






























































































injection from the p-GaN at the drain partially reduces the amount of trapped charge caused by the 
hot electrons and the electric field peak [599]. 
 
9.4 Electrostatic discharges and electrical overstress 
 
Dangerous bias points for the reliability of a device can originate not only from the expected 
behavior during operation, but also from external unwanted stimuli. A frequent example is the 
application of short voltage or current pulses to one of the terminals, nanoseconds to seconds long, 
as a consequence of the interaction with users, the ambient conditions, or machinery during 
fabrication, assembly and handling. Collectively, these phenomena are called electrostatic 
discharges (ESD) and electrical overstress (EOS). 
Under such high power dissipation conditions, several parts of the device can show degradation. 
One of them is the ohmic contacts at the source and the drain, as can be evaluated by tracking their 
specific resistance without any contribution by the channel resistance [637]. At increasing current 
stress levels in floating gate condition, the values of the contact resistance can significantly 
increase, up to a factor of ≈ 30. Backside infrared camera measurements, reported in Figure 96, 
show the creation of dark spots, attributed to electromigration leading to current filamentation. The 
spots are always present on the grounded contact, suggesting that not only the high power 
dissipation but also the current flow or electric field direction plays a role in the degradation. In 































































































Figure 96: backside infrared camera measurements, showing the appearance of dark spots on 
the contact (source in part a, drain in part b) grounded during the ESD event. Reprinted from 
Solid-State Electronics, Volume 48, Issue 2, J.Kuzmı́k et al., "Electrical overstress in 
AlGaN/GaN HEMTs: study of degradation processes", Pages 271-276, Copyright 2004, with 
permission from Elsevier [637]. 
 
In general, issues related to contacts can be solved by an improvement in device processing, 
leaving other parts as the causes of degradation and failure. The substrate is no exception, 
especially if semiconductors with worse breakdown fields, such as Si, are used in order to lower 
the cost and increase wafer size. This can easily be evaluated by testing lateral Schottky diodes, 
since additional structures can be tested to gain more information, as will be described in the 
following [638]. Schottky diodes tested in reverse conduction mode show no dependence of the 
failure voltage on diode length after a critical length, suggesting that the breakdown is not related 
to the lateral direction anymore. In order to investigate if the vertical electric field is causing the 
issue, specific buffer isolation structures can be fabricated, without and with Si substrate removal, 
composed of isolated ohmic contacts connected only through the substrate. The structures with Si 





























































































and the Si breakdown field define the ESD robustness. If the ESD testing is carried out in forward 
conduction mode, the limiting factor is the high local power dissipation. 
In a state-of-the-art transistor, the list of the possible effects caused by an ESD/EOS event extends 
beyond contact and substrate damage, depending on device structure and test conditions [639]. In 
normally-ON devices and gate grounded testing configuration, the melting of the gate metal and 
the formation of cracks from source to drain can be observed. In the case of shorter events (< 10 
ns), the heating of the device is not high enough to lead to metal melting and catastrophic failure. 
Instead, several damaged regions can be found at the drain side of the gate edge, attributed to the 
converse piezoelectric effect caused by the high electric field during the event. Another possible 
failure mode is the breakdown of the parasitic diode between the gate finger and the drain and 
source contacts at the mesa edge. 
If the gate reliability is not the main goal of the analysis, it is possible to test devices without the 
gate metal [639]. If a mesa-type isolation is not present, the migration of the contact metal from 
drain to source, leading to a drain-source short, is a relevant process, especially at the corners of 
the contacts, where the electric field is the highest. The process is started by the melting of the 
metal at the high power dissipation condition, which is expected to happen at temperatures 1.5x to 
4x lower than the GaN one. If a mesa isolation is present, the short-circuit instead forms along the 
channel, due to the presence of surface states that act as low-energy paths for the metal migration. 
One of the main shortcomings with ESD/EOS testing on transistors is the fact that a single pulse 
is applied to the device under test, whereas it was demonstrated that GaN-based devices suffer 
from cumulative effects [639]. Another problem is that the protocol is usually based only on gate-
floating and gate-grounded configurations. Unfortunately, in the real application the gate voltage 
will sweep the entire operating range, and there is no way to guarantee that the ESD event will 
happen only when the device is biased in one of the two tested configurations. For this reason, in 
a three-terminal device it is important to analyze the dependence of the robustness on the applied 
gate voltage [640]. 
As shown in Figure 97 (a), when the ESD event is applied in OFF-state and SEMI-ON-state, the 
catastrophic failure of the device always takes place at the same voltage on the device under test. 
This finding is consistent with a failure related to reaching the breakdown electric field of the 





























































































voltage. When the ESD event is applied in ON-state, the detected robustness is lower, and the 
failure voltage and current points closely follow an iso-power curve. This behavior confirms that, 
in the on-state, the reliability is limited by the power dissipation that the device can withstand. 
These assumptions are confirmed by the results of a scanning electron microscope (SEM) 
inspection (Figure 97 (c), for a device failed after testing in ON-state, and Figure 97 (d), for a device 
tested in OFF-state). The energy-dispersive X-ray spectroscopy (EDX) analysis in correspondence 
of the failure points (red crosses in Figure 97 (c-d)) is reported in Figure 97 (b). The failed region 
of the device tested in ON-state has a high gallium and aluminum content, possibly originated by 
the melting of the barrier and channel layers. The crack in the device tested in OFF-state has a lower 
gallium ad aluminum concentration, since the GaN-based layers are separated side-by-side, and a 
high Si signal, because the electron beam is able to reach a larger part of the Si substrate through 




































































































Figure 97: (a) failure caused by critical electric field and power dissipation in a device submitted 
to drain ESD discharges at various gate voltages. EDX measurements in (b) of the failed region 
in a device failed due to (c) power dissipation and (d) electric field confirm the driving force of 
the failure, © 2015 IEEE. Reprinted, with permission, from I. Rossetto et al., "Demonstration 
of Field- and Power-Dependent ESD Failure in AlGaN/GaN RF HEMTs," in IEEE Transactions 
on Electron Devices, vol. 62, no. 9, pp. 2830-2836, Sept. 2015, doi: 10.1109/TED.2015.2463713 
[640]. C. De Santi et al., "Review of dynamic effects and reliability of depletion and 
enhancement GaN HEMTs for power switching applications", IET Power. Electron.,  John 
Wiley & Sons, 2018 Vol. 11, Iss. 4, pp. 668-674. Copyright The Institution of Engineering and 
Technology 2017 [641]. 
 
 
9.5 Radiation hardness 
 
Owing to their very high operating limits and reliability, GaN-based devices are attractive for a 
wide range of special uses in extreme ambient conditions, such as space applications. In order to 
be a viable option, their robustness against radiation doses has to be analyzed and confirmed. 
Different types of irradiation can lead to different effects, therefore in the following we will 
analyze each of them separately. For an interested reader, an extensive discussion can be found in 































































































9.5.1 Proton irradiation 
 
The irradiation with protons can cause a wide range of effects in GaN-based devices, which can 
be related to the creation of new defects (or to the increase in concentration of pre-existing ones) 
caused by the interaction between the crystal lattice and the energetic protons. 
The increase in defect concentration leads to a lowering of the mobility of the material, due to the 
scattering between the carriers and the defects, and to a reduction in carrier density, caused by the 
charge trapping in the defects and by the corresponding electrostatic effects. On the final devices, 
this corresponds to an increase in on-resistance, a positive shift in the threshold voltage, a reduction 
in the saturation current and in the peak transconductance value. The larger defect concentration 
causes a worsening of the dynamic behavior, due to increased density of states available for the 
trapping of charge. 
In some cases, the dynamic RON is found to be decreased rather than increased by the proton 
irradiation [645]: on irradiated devices an increase in off-state leakage is observed, indicating an 
increase in the unintentionally-doped GaN layer conductivity. This conductivity increase leads to 
an increased deionization rate, thus reducing the dynamic on-resistance.[645] 
The level of damage depends on the energy of the protons, and it is found to be higher for lower 
energy [646], [647]. This behavior may seem unexpected, but is related to the larger non-ionizing 
energy loss of the lower energy particles in the barrier and channel region, whereas higher energy 
protons cause damage deeper in the device structure. Concerning the number of irradiated protons, 
a typical threshold value (at 1.8 MeV) for the variation in device performance is a fluence of 1012-
1013 p+/cm2 at 1.8 MeV[648]–[650], 5×109 p+/cm2 at 40 MeV[651]. Based on the energy 
dependence discussed above, the lower threshold fluence at higher energy is unexpected, and may 
be related to different device structure and quality in the various papers. It is worth pointing out 
that values for variation in dynamic performance may be lower than the ones reported for variation 
in DC characteristics [652]. 
Specific defects created by proton irradiation include both deep donor and deep acceptor levels, as 





























































































Most of the degradation caused by proton irradiation is related to displacement damage and is 
recoverable by high temperature annealing [655], [656]. 
 
9.5.2 Neutron irradiation 
 
Neutron irradiation produces two main effects: an increase in threshold voltage and a decrease in 
the material mobility. The threshold voltage variation originates from the increase in concentration 
of pre-existing acceptor states in the barrier, and the amount of variation increases linearly with 
the neutron fluence. [642]–[644] The cause of the lower material mobility is attributed to barrier 
acceptors too, which cause local threshold voltage and channel density variations and, therefore, 
additional scattering. 
In general, neutrons are found to be less damaging than protons, both in terms of ON-resistance 
and breakdown voltage,[653] but cause extended damage rather than the creation of point defects 
found by other irradiation species.[642] 
 
9.5.3 Electron irradiation 
 
The main effect of electron irradiation is to cause a negative threshold voltage shift at lower 
fluence, which becomes positive at higher fluence, originated by the generation of traps with 
different charge states. Additionally, a monotonic decrease in channel mobility has been reported. 
The defects responsible for these variations have been extensively studied, and include nitrogen 
vacancies and additional traps with 0.3 eV, 0.45 eV, 0.55 eV and 0.8 eV activation energy.[643] 
 
9.5.4 Gamma ray irradiation 
 
The irradiation with gamma rays is less tested, but some information is available from the 





























































































increased saturation current, decreased gate current and increased reverse breakdown 
voltage[657]. The generated defects are supposed to be nitrogen vacancies (VN), which act as 
donors in GaN. Conflicting results have been reported, indicating instead a reduction in 
current[658], [659]. The difference may originate from different device structure and quality, or 
from the impact of different dose levels, showing improvements at lower dose and damage at high 
dose.[660] 
 
9.5.5 Other ionizing species 
 
Additional ionizing species have been tested on GaN devices, including helium and carbon.[661] 
Effects include increase in ON-resistance, positive shift in threshold voltage and reduction in 
saturation current, linearly proportional to the fluence, with no influence of the particle mass or 
































































































In summary, with this tutorial paper we reviewed the properties and advantages of GaN, and the 
characteristics, technology and reliability of GaN-based transistors. These devices are expected to 
play a significant role in next-generation power converters: competition with Si and SiC is 
expected to become stronger and stronger in the coming years. A substantial improvement in 
device technology will be possible through extensive research, both at academic and industrial 
levels. 
If on one hand current GaN transistors can significantly improve the performance and reliability 
of switching mode power converters, next-generation scaled devices will enable monolithic 
integration, thus paving the way for the fabrication of miniaturized and MHz-range power 
converters. Further competition with Si and SiC will come from the development of vertical GaN 
transistors, which have a great potential for high power/high voltage applications, and can be 
fabricated on inexpensive and large substrates. 
A deep understanding of material and device properties will allow to further extend the operating 
ranges of the devices, thus enabling robust kV-range operation (for large-size devices) and sub-
microsecond switching (for scaled transistors). Finally, a deep knowledge of trapping and 
reliability-limiting processes will allow to push the devices to the limits, thus fully exploiting the 
competitive advantage of GaN, as a ground-breaking semiconductor for power electronics.  
This paper provides a comprehensive overview on the properties of GaN and related devices, and 
can be used as a reference for researchers willing to enter this interesting and complex field, or 
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